STA381BW datasheet(61/174 Pages) STMICROELECTRONICS

61 / 174 page

DocID018835 Rev 8

61/174

STA381BW

Note:

(*): Clock is BICKI

6.13.2

Interpolation ratio selection

The STA381BW has variable interpolation (oversampling) settings such that internal

processing and FFX output rates remain consistent. The first processing block interpolates

by either 3 times (Table 83: PLL register 0x56 bits D0), 2 times or 1 time (pass-through) or

provides a 2-times downsample. The oversampling ratio of this interpolation is determined

by the IR bits.

6.13.3

Fault-detect recovery bypass

Table 28. Input sampling rates

Input

sampling rate

fs (kHz)

MCS[2:0]

111

110

101

100

011

010

001

000

32, 44.1, 48

64*fs(*)

576 * fs 128 * fs 256 * fs 384 * fs 512 * fs 768 * fs

88.2, 96

64*fs(*) 32*fs(*)

64 * fs

128 * fs 192 * fs 256 * fs 384 * fs

176.4, 192

64*fs(*) 32*fs(*)

32 * fs

64 * fs

96 * fs

128 * fs 192 * fs

Table 29. Internal interpolation ratio

Bit

R/W

RST

Name

Description

4:3

R/W

IR [1:0]

Selects internal interpolation ratio based on input I2S

sampling frequency

Table 30. IR bit settings as a function of the input sampling rate

Input sampling rate fs (kHz)

1st stage interpolation ratio

2-times oversampling

44.1

2-times oversampling

88.2

Pass-through

176.4

2-times downsampling

192

2-times downsampling

Table 31. Fault-detect recovery bypass

Bit

R/W

RST

Name

Description

R/W

FDRB

0: fault-detect recovery enabled

1: fault-detect recovery disabled

STA381BW bảng dữ liệu(PDF) 61 Page - STMicroelectronics

STA381BW bảng dữ liệu(HTML) 61 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL