PCM9211 datasheet(21/121 Pages) TI

21 / 121 page

2048/f min

ADDIS

SynchronousClocks

SCK

BCK

LRCK

tADCDLY2

powerdown

1024SCKIx

Internal

Reset

NormalOperation

DOUT

ZERO

ADCDLY1

2048/f

ADCDLY2

1936/f

FadeOut

FadeIn

PCM9211

www.ti.com

SBAS495 – JUNE 2010

Additional ADC Functions

The onboard ADC has some additional functions. Control of these functions is done using several registers

(Register 40h through Register 49h).

Each ADC channel has a digital attenuator function. The level of attenuation can be set from 20 dB to –100 dB in

0.5-dB steps, and also set to infinite attenuation (mute). By default, the digital gain/attenuation is moved 0.5-dB

steps closer from its current level to its new setting only when the sampled output crosses zero (zero crossing).

Changing gain or attenuation at zero crossing points in the audio minimizes zipper noise.

If zero crossing is disabled, then the gain steps ±0.5 dB towards its target every 8/fS. Zero crossing detection is

modified using the ADZCDD register. If zero crossing is not detected for 512/fS (for example, if there is a

significant dc bias on the signal), then the level change is done on every samples (1/fS) until zero crossing is

detected again.

If updated volume change instructions are received during a volume change, they will be ignored until the current

change is complete.

The attenuation level for each channel can be set individually using the following formula:

Attenuation Level (dB) = 0.5

● (AT1x[7:0]DEC – 215), where AT1x[7:0]DEC = 0 through 255

For ADATTL[7:0]DEC = 0 through 14, attenuation is set to infinite attenuation (mute).

For ADATTR[7:0]DEC = 0 through 14, attenuation is set to infinite attenuation (mute).

ADC: Power Down and Power Up

If synchronization is maintained among SCKI, BCK, and LRCK, the DOUT from the ADC is enabled and a

fade-in begins tADCDLY1 = 2048/fS after the internal reset is released. DOUT then starts to output data

corresponding to VINL and VINR after tADCDLY2 = 1936/fS from the start of fade-in. If synchronization is not

maintained, the internal reset is not released, and the ADC is held in reset. After resynchronization, the ADC

begins its fade-in operation after internal initialization and an initial delay. During fade-in (tADCDLY1 + tADCDLY2) and

fade-out (tADCDLY2), SCKI, BCK, and LRCK must be provided. Figure 14 illustrates the ADC output sequence at

power up and power down.

Figure 14. ADC Output at Power Up and Power Down

Submit Documentation Feedback

Product Folder Link(s): PCM9211

PCM9211 bảng dữ liệu(PDF) 21 Page - Texas Instruments

PCM9211 bảng dữ liệu(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL