AD5764CSUZ datasheet(6/28 Pages) AD

6 / 28 page

AD5764

Data Sheet

Rev. F | Page 6 of 28

TIMING CHARACTERISTICS

AVDD = 11.4 V to 16.5 V, AVSS = −11.4 V to −16.5 V, AGNDx = DGND = REFGND = PGND = 0 V; REFAB = REFCD = 5 V;

DVCC = 2.7 V to 5.25 V, RLOAD = 10 kΩ, CL = 200 pF. All specifications TMIN to TMAX, unless otherwise noted.

Table 4.

Parameter1, 2, 3

Limit at TMIN, TMAX

Unit

Description

ns min

SCLK cycle time

ns min

SCLK high time

ns min

SCLK low time

ns min

SYNC falling edge to SCLK falling edge setup time

t54

ns min

24th SCLK falling edge to SYNC rising edge

ns min

Minimum SYNC high time

ns min

Data setup time

ns min

Data hold time

1.7

μs min

SYNC rising edge to LDAC falling edge (all DACs updated)

480

ns min

SYNC rising edge to LDAC falling edge (single DAC updated)

t10

ns min

LDAC pulse width low

t11

500

ns max

LDAC falling edge to DAC output response time

t12

μs max

DAC output settling time

t13

ns min

CLR pulse width low

t14

μs max

CLR pulse activation time

t155, 6

ns max

SCLK rising edge to SDO valid

t16

ns min

SYNC rising edge to SCLK falling edge

t17

μs max

SYNC rising edge to DAC output response time (LDAC = 0)

t18

170

ns min

LDAC falling edge to SYNC rising edge

1 Guaranteed by design and characterization; not production tested.

2 All input signals are specified with tR = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.

3 See Figure 2, Figure 3, and Figure 4.

4 Standalone mode only.

5 Measured with the load circuit of Figure 5.

6 Daisy-chain mode only.

AD5764CSUZ bảng dữ liệu(PDF) 6 Page - Analog Devices

AD5764CSUZ bảng dữ liệu(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL