M68ICS08GR datasheet(359/408 Pages) FREESCALE

359 / 408 page

Timer Interface Module (TIM)

I/O Registers

MC68HC908GR8 — Rev 4.0

Technical Data

MOTOROLA

Timer Interface Module (TIM)

359

CHxMAX — Channel x Maximum Duty Cycle Bit

When the TOVx bit is at logic 1, setting the CHxMAX bit forces the

duty cycle of buffered and unbuffered PWM signals to 100%. As .

CHxMAX Latency shows, the CHxMAX bit takes effect in the cycle

after it is set or cleared. The output stays at the 100% duty cycle level

until the cycle after CHxMAX is cleared.

Figure 22-13. CHxMAX Latency

22.10.6 TIM Channel Registers

These read/write registers contain the captured TIM counter value of the

input capture function or the output compare value of the output

compare function. The state of the TIM channel registers after reset is

unknown.

In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the

TIM channel x registers (TCHxH) inhibits input captures until the low

byte (TCHxL) is read.

In output compare mode (MSxB:MSxA

≠ 0:0), writing to the high byte of

the TIM channel x registers (TCHxH) inhibits output compares until the

low byte (TCHxL) is written.

OUTPUT

OVERFLOW

PTEx/TCHx

PERIOD

CHxMAX

OVERFLOW

COMPARE

OUTPUT

COMPARE

OUTPUT

COMPARE

OUTPUT

COMPARE

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

M68ICS08GR bảng dữ liệu(PDF) 359 Page - Freescale Semiconductor, Inc

M68ICS08GR bảng dữ liệu(HTML) 359 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL