M68ICS08GR datasheet(321/408 Pages) FREESCALE

321 / 408 page

Serial Peripheral Interface (SPI)

I/O Signals

MC68HC908GR8 — Rev 4.0

Technical Data

MOTOROLA

Serial Peripheral Interface (SPI)

321

When an SPI is configured as a master, the SS input can be used in

conjunction with the MODF flag to prevent multiple masters from driving

MOSI and SPSCK. See Mode Fault Error. For the state of the SS pin to

set the MODF flag, the MODFEN bit in the SPSCK register must be set.

If the MODFEN bit is low for an SPI master, the SS pin can be used as

a general-purpose I/O under the control of the data direction register of

the shared I/O port. With MODFEN high, it is an input-only pin to the SPI

regardless of the state of the data direction register of the shared I/O

port.

The CPU can always read the state of the SS pin by configuring the

appropriate pin as an input and reading the port data register. See Table

20-3.

20.13.5 CGND (Clock Ground)

CGND is the ground return for the serial clock pin, SPSCK, and the

ground for the port output buffers. It is internally connected to VSS as

shown in Table 20-1.

Table 20-3. SPI Configuration

SPE

SPMSTR

MODFEN

SPI Configuration

State of SS Logic

X(1)

Not enabled

General-purpose I/O;

SS ignored by SPI

Slave

Input-only to SPI

Master without MODF

General-purpose I/O;

SS ignored by SPI

Master with MODF

Input-only to SPI

Note 1. X = Don’t care

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

M68ICS08GR bảng dữ liệu(PDF) 321 Page - Freescale Semiconductor, Inc

M68ICS08GR bảng dữ liệu(HTML) 321 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL