DS1621

NOTES:

1. All voltages are referenced to ground.

5. After this period, the first clock pulse is generated.

6. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the

SCL signal.

then be met. This will automatically be the case if the device does not stretch the LOW period of the

SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next

10. Writing to the nonvolatile memory should only take place in the 0

°C to 70°C temperature range.

TIMING DIAGRAM

16

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied.

Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical

Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

The Maxim logo and Maxim Integrated are trademarks of Maxim Integrated Products, Inc.