MCP3911 datasheet(41/72 Pages) MICROCHIP

41 / 72 page

DS22286A-page 41

MCP3911

5.11

Crystal Oscillator

The MCP3911 includes a Pierce-type crystal oscillator

with very high stability and ensures very low tempco

and jitter for the clock generation. This oscillator can

handle up to 20 MHz crystal frequencies, provided that

proper load capacitances and quartz quality factor are

used.

For a proper start-up, the load capacitors of the crystal

should be connected between OSC1 and DGND and

between OSC2 and DGND. They should also respect

the following equation:

EQUATION 5-6:

When CLKEXT=1, the crystal oscillator is bypassed by

a digital buffer to allow direct clock input for an external

clock (see Figure 4-1).

When CLKEXT=1, it is recommended to connect

OSC2 pin to DGND directly at all times. The external

clock should not be higher than 20 MHz before pres-

caler (MCLK < 20 MHz) for proper operation.

5.12

Digital System Offset and Gain

Errors

The MCP3911 incorporates two sets of additional reg-

isters per channel, to perform system digital offset and

gain errors calibration. Each channel has its own set of

registers associated that will modify the output result of

the channel, if the calibration is enabled. The gain and

offset calibrations can be enabled or disabled through

two

configuration

bits

(EN_OFFCAL

and

EN_GAINCAL). These two bits enable or disable sys-

tem calibration on both channels at the same time.

When both calibrations are enabled, the output of the

ADC is modified as follows:

EQUATION 5-7:

DIGITAL OFFSET AND GAIN ERROR CALIBRATION REGISTERS

CALCULATIONS

TABLE 5-9:

PHASE VALUES WITH

MCLK = 4 MHZ, OSR = 4096

Phase Register Value

Hex

Delay

(CH0 relative

to CH1)

01 1111 111 111

0x7FF

+ 2047 µs

01 1111 111 110

0x7FE

+ 2046 µs

00 0000 000 001

0x001

+ 1 µs

00 0000 000 000

0x000

0 µs

11 1111 111 111

0xFFF

- 1 µs

10 0000 000 001

0x801

- 2048 µs

10 0000 000 000

0x800

-2048 µs

1.6

•

LOAD

------------------------

⎝⎠

⎛⎞

Where:

crystal frequency in MHz

CLOAD

load capacitance in pF including

parasitics from the PCB

motional resistance in ohms of

the quartz

Note:

In addition to the conditions defining the

maximum MCLK input frequency range,

the AMCLK frequency should be main-

tained inferior to the maximum limits

defined in Table 5-2 to guarantee the

accuracy of the ADCs. If these limits are

exceeded, it is recommended to either

choose a larger OSR, or a large prescaler

value, so that AMCLK can respect these

limits.

DATA_CHn post

cal

–

()

DATA_CHn pre

cal

–

() OFFCAL_CHn

()

GAINCAL_CHn

()

MCP3911 bảng dữ liệu(PDF) 41 Page - Microchip Technology

MCP3911 bảng dữ liệu(HTML) 41 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

bảng dữ liệu tải về

Link URL