PIC24FV32KA301-ISLASHP datasheet(72/364 Pages) MICROCHIP

72 / 364 page

PIC24FV32KA304 FAMILY

DS39995D-page 72

 2011-2013 Microchip Technology Inc.

7.1

Clock Source Selection at Reset

If clock switching is enabled, the system clock source at

device Reset is chosen, as shown in Table 7-2. If clock

switching is disabled, the system clock source is always

selected according to the Oscillator Configuration bits.

For more information, see Section 9.0 “Oscillator

Configuration”.

TABLE 7-2:

OSCILLATOR SELECTION vs.

TYPE OF RESET (CLOCK

SWITCHING ENABLED)

7.2

Device Reset Times

The Reset times for various types of device Reset are

summarized in Table 7-3. Note that the System Reset

Signal, SYSRST, is released after the POR and PWRT

delay times expire.

The time at which the device actually begins to execute

code will also depend on the system oscillator delays,

which include the Oscillator Start-up Timer (OST) and

the PLL lock time. The OST and PLL lock times occur

in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the

FSCM begins to monitor the system clock source after

the SYSRST signal is released.

TABLE 7-3:

DELAY TIMES FOR VARIOUS DEVICE RESETS

Reset Type

Clock Source Determinant

POR

FNOSCx Configuration bits

(FNOSC<10:8>)

BOR

MCLR

COSCx Control bits

(OSCCON<14:12>)

WDTO

SWR

Reset Type

Clock Source

SYSRST Delay

System Clock

Delay

Notes

POR(6)

TPOR + TPWRT

—

1, 2

FRC, FRCDIV

TPOR + TPWRT

TFRC

1, 2, 3

LPRC

TPOR + TPWRT

TLPRC

1, 2, 3

ECPLL

TPOR + TPWRT

TLOCK

1, 2, 4

FRCPLL

TPOR + TPWRT

TFRC + TLOCK 1, 2, 3, 4

XT, HS, SOSC

TPOR+ TPWRT

TOST

1, 2, 5

XTPLL, HSPLL

TPOR + TPWRT

TOST + TLOCK

1, 2, 4, 5

BOR

TPWRT

—

FRC, FRCDIV

TPWRT

TFRC

2, 3

LPRC

TPWRT

TLPRC

2, 3

ECPLL

TPWRT

TLOCK

2, 4

FRCPLL

TPWRT

TFRC + TLOCK 2, 3, 4

XT, HS, SOSC

TPWRT

TOST

2, 5

XTPLL, HSPLL

TPWRT

TFRC + TLOCK 2, 3, 4

All Others

Any Clock

—

None

Note 1:

TPOR = Power-on Reset delay.

TPWRT = 64 ms nominal if the Power-up Timer (PWRT) is enabled; otherwise, it is zero.

TFRC and TLPRC = RC oscillator start-up times.

TLOCK = PLL lock time.

TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the

oscillator clock to the system.

6: If Two-Speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with

FRC, and in such cases, FRC start-up time is valid.

Note:

For detailed operating frequency and timing specifications, see Section 29.0 “Electrical Characteristics”.

PIC24FV32KA301-I/P bảng dữ liệu(PDF) 72 Page - Microchip Technology

PIC24FV32KA301-I/P bảng dữ liệu(HTML) 72 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL