| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADRF6518ACPZ-R7 bảng dữ liệu(PDF) 20 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADRF6518ACPZ-R7 bảng dữ liệu(HTML) 20 Page - Analog Devices |
|
20 / 36 page ![]() ADRF6518 Preliminary Technical Data Rev. PrA | Page 20 of 36 REGISTER MAP AND CODES The filter frequency, amplifier gains, filter bypass mode, and offset correction loops can be programmed using the SPI interface. Table 5 provides the bit map for the internal 15-bit register of the ADRF6518. Table 4. Filter Mode and Power Mode Options Filter B9 Bypass Active 0 VGA, low power; filter off VGA, low power; filter low power 1 VGA, high power; filter off VGA, low power; filter high power Table 5. Register Map MSB LSB B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 Filter frequency code and filter bypass mode Power mode VGA1 gain VGA2 gain VGA3 gain Postamp Offset disable Code = 1 dB corner in MHz For example, 31 MHz = 011111 (MSB first) Use 000000 for filter bypass mode 0: low power 1: high power Use 1 for filter BW > 31 MHz, in filter active mode Use 1 for channel BW > 60 MHz, in filter bypass mode 00: 15 dB 01: 12 dB 10: 9 dB 11: 9 dB 00: 21 dB 01: 18 dB 10: 15 dB 11: 12 dB 00: 21 dB 01: 18 dB 10: 15 dB 11: 12 dB 0: 3 dB 1: 9 dB 0: enable 1: disable |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |