công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

74ABT373CPC bảng dữ liệu(PDF) 2 Page - Fairchild Semiconductor

tên linh kiện 74ABT373CPC
Giải thích chi tiết về linh kiện  Octal Transparent Latch with 3-STATE Outputs
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FAIRCHILD [Fairchild Semiconductor]
Trang chủ  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74ABT373CPC bảng dữ liệu(HTML) 2 Page - Fairchild Semiconductor

  74ABT373CPC Datasheet HTML 1Page - Fairchild Semiconductor 74ABT373CPC Datasheet HTML 2Page - Fairchild Semiconductor 74ABT373CPC Datasheet HTML 3Page - Fairchild Semiconductor 74ABT373CPC Datasheet HTML 4Page - Fairchild Semiconductor 74ABT373CPC Datasheet HTML 5Page - Fairchild Semiconductor 74ABT373CPC Datasheet HTML 6Page - Fairchild Semiconductor 74ABT373CPC Datasheet HTML 7Page - Fairchild Semiconductor 74ABT373CPC Datasheet HTML 8Page - Fairchild Semiconductor 74ABT373CPC Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 11 page
background image
www.fairchildsemi.com
2
Functional Description
The ABT373 contains eight D-type latches with 3-STATE
output buffers. When the Latch Enable (LE) input is HIGH,
data on the Dn inputs enters the latches. In this condition
the latches are transparent, i.e., a latch output will change
state each time its D input changes. When LE is LOW, the
latches store the information that was present on the D
inputs at setup time preceding the HIGH-to-LOW transition
of LE. The 3-STATE buffers are controlled by the Output
Enable (OE) input. When OE is LOW, the buffers are in the
bi-state mode. When OE is HIGH the buffers are in the high
impedance mode but this does not interfere with entering
new data into the latches.
Truth Table
H
HIGH Voltage Level
L
LOW Voltage Level
X
Immaterial
Z
HIGH Impedance State
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Inputs
Output
LE
OE
Dn
On
HL
H
H
HL
L
L
LL
X
On (no change)
XH
X
Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com