ACT7005 datasheet(19/29 Pages) AEROFLEX

19 / 29 page

Aeroflex Circuit Technology

SCD7005 REV B 8/2/01

Plainview NY (516) 694-6700

Pin #

Signal Name

Signal Description

VDD

Digital Supply Voltage

VDD

Digital Supply Voltage

GND

Digital Grounds

N/C / SERR

N/C - ACT7005, SERR on ACT7006 - Subsystem Error. When

low sets the SSF Bit in the RT’s return status word.

GND

Digital Grounds

VccL (A)

Transceiver A +5VDC Supply Voltage

GND (A)

Digital Ground A

GND (A)

Analog Ground A

N/C

No Connection

GND (A)

Transceiver A Output Ground

VccL (B)

Transceiver B +5VDC Supply Voltage

GND (B)

Digital Ground B

GND (B)

Analog Ground B

N/C

No Connection

GND (B)

Transceiver B Output Ground

AD0

Address Inputs

AD0 - LSB

AD3 - MSB

These four signals provide the address codes that control the

operation of the interface.

AD1

AD2

AD3

A10 IN

A10 IN is the address input to the internal RAM.

A10 OUT

A10 OUT buffered TX/RX bit when tied to A10 IN segregates the

2k by 16 RAM into two 1k by 16 blocks of memory: one for

Receive, the other for Transmit Data.

BCSTEN

Broadcast Enable. When low, the recognition of Broadcast

Command is prevented on the specified bus.

BIT DECODE

Built-ln Test Decode. When held low, prevents resetting TXTO

Bit, HSFAIL Bit, and LTFAIL Bit in the Bit Word (as well as TF

and SSF Bits in the Status Word) upon receipt of a Transmit Bit

Word Mode Command.

BUFF EF

Buffer Empty Flag - goes low when the output FIFO Buffer is

empty. Will transition to the high state when the first word

appears in the Buffer.

Table 11 – Pin Number Description

ACT7005 bảng dữ liệu(PDF) 19 Page - Aeroflex Circuit Technology

ACT7005 bảng dữ liệu(HTML) 19 Page - Aeroflex Circuit Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

bảng dữ liệu tải về

Link URL