PCF8523TSSLASH1 datasheet(5/75 Pages) NXP

5 / 75 page

PCF8523

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 5 July 2012

5 of 74

NXP Semiconductors

PCF8523

Real-Time Clock (RTC) and calendar

7.2 Pin description

[1]

Wire length between quartz and package should be minimized.

[2]

For manufacturing tests only; do not connect it and do not use it.

[3]

The die paddle (exposed pad) is connected to VSS and should be electrically isolated.

[4]

The substrate (rear side of the die) is connected to VSS and should be electrically isolated.

Viewed from active side. For mechanical details, see Figure 40 on page 57.

Fig 5.

Pin configuration for PCF8523U

013aaa317

PCF8523U

VDD

OSCI

OSCO

VBAT

VSS

INT2

n.c.

CLKOUT

SDA

SCL

n.c.

INT1/CLKOUT

Table 5.

Pin description

Symbol

Type

Description

SO8

(PCF8523T)

HVSON8

(PCF8523TK)

TSSOP14

(PCF8523TS)

PCF8523U

OSCI

input

oscillator input;

high-impedance node[1]

OSCO

output

oscillator output;

high-impedance node[1]

n.c.

3, 6, 9, 12[2]

6 and 11[2]

not connected; do not connect

and do not use it as feed through

VBAT

supply

battery supply voltage

VSS

44[3]

55[4]

supply

ground supply voltage

INT2

output

interrupt 2 (open-drain, active

LOW)

CLKOUT

output

clock output (open-drain)

SDA

input/output serial data input/output

SCL

input

serial clock input

INT1/CLKOUT 7

output

interrupt 1/clock output

(open-drain)

VDD

supply

supply voltage

PCF8523TS/1 bảng dữ liệu(PDF) 5 Page - NXP Semiconductors

PCF8523TS/1 bảng dữ liệu(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

bảng dữ liệu tải về

Link URL