công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADF4113BCP bảng dữ liệu(PDF) 4 Page - Analog Devices

tên linh kiện ADF4113BCP
Giải thích chi tiết về linh kiện  RF PLL Frequency Synthesizers
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

ADF4113BCP bảng dữ liệu(HTML) 4 Page - Analog Devices

  ADF4113BCP Datasheet HTML 1Page - Analog Devices ADF4113BCP Datasheet HTML 2Page - Analog Devices ADF4113BCP Datasheet HTML 3Page - Analog Devices ADF4113BCP Datasheet HTML 4Page - Analog Devices ADF4113BCP Datasheet HTML 5Page - Analog Devices ADF4113BCP Datasheet HTML 6Page - Analog Devices ADF4113BCP Datasheet HTML 7Page - Analog Devices ADF4113BCP Datasheet HTML 8Page - Analog Devices ADF4113BCP Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
REV. 0
ADF4110/ADF4111/ADF4112/ADF4113
–4–
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumu-
late on the human body and test equipment and can discharge without detection. Although the
ADF4110/ADF4111/ADF4112/ADF4113 features proprietary ESD protection circuitry, permanent
damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
ABSOLUTE MAXIMUM RATINGS
1, 2
(TA = 25
°C unless otherwise noted)
AVDD to GND
3
. . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
AVDD to DVDD . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +0.3 V
VP to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
VP to AVDD . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +5.5 V
Digital I/O Voltage to GND . . . . . . . . –0.3 V to VDD + 0.3 V
Analog I/O Voltage to GND . . . . . . . . . –0.3 V to VP + 0.3 V
REFIN, RFINA, RFINB to GND . . . . . . –0.3 V to VDD + 0.3 V
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . .
–40
°C to +85°C
Storage Temperature Range . . . . . . . . . . . . –65
°C to +150°C
Maximum Junction Temperature . . . . . . . . . . . . . . . . 150
°C
TSSOP
θJA Thermal Impedance . . . . . . . . . . . . . 150.4°C/W
CSP
θJA Thermal Impedance (Paddle Soldered) . . . 122°C/W
CSP
θJA Thermal Impedance
(Paddle Not Soldered) . . . . . . . . . . . . . . . . . . . . . 216
°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . 215
°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220
°C
NOTES
1Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
2This device is a high-performance RF integrated circuit with an ESD rating of
< 2 kV and it is ESD sensitive. Proper precautions should be taken for handling
and assembly.
3 GND = AGND = DGND = 0 V.
TRANSISTOR COUNT
6425 (CMOS) and 303 (Bipolar).
ORDERING GUIDE
Model
Temperature Range
Package Description
Package Option
*
ADF4110BRU
–40
°C to +85°C
Thin Shrink Small Outline Package (TSSOP)
RU-16
ADF4110BCP
–40
°C to +85°C
Chip Scale Package (CSP)
CP-20
ADF4111BRU
–40
°C to +85°C
Thin Shrink Small Outline Package (TSSOP)
RU-16
ADF4111BCP
–40
°C to +85°C
Chip Scale Package (CSP)
CP-20
ADF4112BRU
–40
°C to +85°C
Thin Shrink Small Outline Package (TSSOP)
RU-16
ADF4112BCP
–40
°C to +85°C
Chip Scale Package (CSP)
CP-20
ADF4113BRU
–40
°C to +85°C
Thin Shrink Small Outline Package (TSSOP)
RU-16
ADF4113BCP
–40
°C to +85°C
Chip Scale Package (CSP)
CP-20
ADF4113BCHIPS
–40
°C to +85°C
DICE
DICE
*Contact the factory for chip availability.
CLOCK
DATA
LE
LE
DB20 (MSB)
DB19
DB2
DB1
(CONTROL BIT C2)
DB0 (LSB)
(CONTROL BIT C1)
t6
t5
t1
t2
t3
t4
Figure 1. Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com