AD9842AJST datasheet(20/23 Pages) AD

20 / 23 page

REV. 0

AD9841A/AD9842A

–20–

A/D Converter

The AD9841A and AD9842A use high-performance ADC archi-

tectures, optimized for high speed and low power. Differential

Nonlinearity (DNL) performance is typically better than 0.5 LSB,

as shown in TPCs 2 and 4. Instead of the 1 V full-scale range

used by the earlier AD9801 and AD9803 products from Analog

Devices, the AD984xA ADCs use a 2 V input range. Better

noise performance results from using a larger ADC full-scale

range (see TPCs 3 and 5).

AUX1 Mode

For applications that do not require CDS, the AD9841A/AD9842A

can be configured to sample ac-coupled waveforms. Figure 30

shows the circuit configuration for using the AUX1 channel

input (Pin 36). A single 0.1

µF ac-coupling capacitor is needed

between the input signal driver and the AUX1IN pin. An on-chip

dc-bias circuit sets the average value of the input signal to

approximately 0.4 V, which is referenced to the midscale code

of the ADC. The VGA Gain register provides a gain range of 0 dB

to 36 dB in this mode of operation (see VGA Gain Curve,

Figure 29). The VGA gains up the signal level with respect to

the 0.4 V bias level. Signal levels above the bias level will be

further increased to a higher ADC code, while signal levels below

the bias level will be further decreased to a lower ADC code.

AUX2 Mode

For sampling video-type waveforms, such as NTSC and PAL

signals, the AUX2 channel provides black level clamping, gain

adjustment, and A/D conversion. Figure 31 shows the circuit

configuration for using the AUX2 channel input (Pin 34). A

external 0.1

µF blocking capacitor is used with the on-chip video

clamp circuit, to level-shift the input signal to a desired refer-

ence level. The clamp circuit automatically senses the most

negative portion of the input signal, and adjusts the voltage

across the input capacitor. This forces the black level of the

input signal to be equal to the value programmed into the Clamp

Level register (see Serial Interface Register Description). The VGA

provides gain adjustment from 0 dB to 18 dB. The same VGA

Gain register is used, but only the 9 MSBs of the gain register

are used (see Table VIII.)

AUX1IN

0.1 F

VGA GAIN

ADC

VGA

0.4V

INPUT SIGNAL

??V

0.8V

0.4V

MIDSCALE

0dB TO 36dB

Figure 30. AUX1 Circuit Conﬁguration

0dB TO 18dB

AUX2IN

BUFFER

0.1 F

VIDEO

SIGNAL

CLAMP LEVEL

LPF

VGA GAIN

ADC

VGA

VIDEO CLAMP

CIRCUIT

CLAMP LEVEL

Figure 31. AUX2 Circuit Conﬁguration

Table VIII. VGA Gain Register Used for AUX2-Mode

MSB

LSB

D10

Gain (dB)

XXXXXXXXX0.0

10000000000.0

••

111111111118.0

AD9842AJST bảng dữ liệu(PDF) 20 Page - Analog Devices

AD9842AJST bảng dữ liệu(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

bảng dữ liệu tải về

Link URL