AD9805JS datasheet(11/24 Pages) AD

11 / 24 page

AD9807/AD9805

–11–

REV. 0

8X FULL SCALE

4X FULL SCALE

2X FULL SCALE

10-BIT GAIN, 10-BIT OFFSET

11-BIT GAIN, 9-BIT OFFSET

12-BIT GAIN, 8-BIT OFFSET

COLOR0

COLOR1

Figure 5. AD9807 Configuration Register Format

Configuration Register/AD9805

The Configuration Register controls three functions: a color

pointer, gain and offset pin configurations, and digital gain

scaling. Figure 6 shows the AD9805 Configuration Register.

Bits 0–2 control the digital scaling function. Setting a Bit

makes the corresponding condition true. Resetting Bits 0–2

disables and bypasses the digital multiplier. Bits 3–5 control

the gain and offset pin distribution. Resetting Bits 3–5 disables

and bypasses the digital subtracter and sets the gain word width

to 10. Setting any bit makes the corresponding condition true.

If Bit 3 is set, the 2 LSBs of the gain word become the 2 MSBs

of the offset word. If Bit 4 is set, the LSB of the gain word

becomes MSB of the offset word. Bits 6 and 7 direct register

data written to the MPU<7:0> bus to the appropriate red,

green or blue register.

8X FULL SCALE

4X FULL SCALE

2X FULL SCALE

8-BIT GAIN, 10-BIT OFFSET

9-BIT GAIN, 9-BIT OFFSET

10-BIT GAIN, 8-BIT OFFSET

COLOR0

COLOR1

Figure 6. AD9805 Configuration Register Format

MPU Port Map

Table II shows the MPU Port Map. The MPU Port Map is

accessed through pins A0, A1 and A2 of the AD9807/AD9805,

and provides the decoding scheme for the various registers of

the AD9807/AD9805. When writing or reading from any of the

registers, the appropriate bits must be applied to A0–A2.

Table II. MPU Port Map Format

Configuration Register

Configuration Register 2

PGA Gain Register

Odd Offset Register

Even Offset Register

Input Offset Register

RESERVED

Bayer Mode

Configuration Register/AD9807

The Configuration Register controls three functions: a color

pointer, gain and offset pin configurations, and digital gain

scaling. Figure 5 shows the AD9807 Configuration Register.

Bits 0–2 control the digital scaling function. Setting a bit makes

the corresponding condition true. Resetting Bits 0–2 disables

and bypasses the digital multiplier. Bits 3–5 control the gain

and offset pin distribution. Resetting Bits 3–5 disables and

bypasses the digital subtracter and sets the gain word width to

12. Setting any bit makes the corresponding condition true. For

example, if Bit 3 is set, the 2 LSBs of the gain word become the

2 MSBs of the offset word. If Bit 4 is set, the LSB of the gain

word becomes MSB of the offset word. Bits 6 and 7 direct

red, green or blue register.

Figure 4. Block Diagram

12-BIT/10-BIT

A/D

PGA

GREEN

RED

BLUE

CDS

MUX

BANDGAP

REFERENCE

CONFIGURATION

8-10

MPU

PORT

CSB

RDB

WRB

VREF

OFFSET<M:0>

GAIN<N:0>

CDSCLK1

CDSCLK2

VINR

VING

VINB

DOUT<11:0>/MPU<7:0>

CDS

STRTLN ADCCLK

CONFIGURATION

REVEN

GEVEN

BEVEN

RODD

GODD

BODD

INPUT OFFSET

SUBTRACTOR

DIGITAL

–

MULTIPLIER

DIGITAL

12-10/10-8

I/O

OEB

AD9807/AD9805

AD9805JS bảng dữ liệu(PDF) 11 Page - Analog Devices

AD9805JS bảng dữ liệu(HTML) 11 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL