MSC8252_11 datasheet(49/68 Pages) FREESCALE

49 / 68 page

Electrical Characteristics

MSC8252 Dual-Core Digital Signal Processor Data Sheet, Rev. 7

Freescale Semiconductor

2.6.6

SPI Timing

Table 36 lists the SPI input and output AC timing specifications.

Figure 26 provides the AC test load for the SPI.

Figure 26. SPI AC Test Load

Figure 27 and Figure 28 represent the AC timings from Table 36. Note that although the specifications generally reference the

rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 27 shows the SPI timings in slave mode (external clock).

Figure 27. SPI AC Timing in Slave Mode (External Clock)

Figure 28 shows the SPI timings in master mode (internal clock).

Table 36. SPI AC Timing Specifications

Parameter

Symbol 1

Min

Max

Unit

Note

SPI outputs valid—Master mode (internal clock) delay

tNIKHOV

—6

SPI outputs hold—Master mode (internal clock) delay

tNIKHOX

0.5

—

SPI outputs valid—Slave mode (external clock) delay

tNEKHOV

—12

SPI outputs hold—Slave mode (external clock) delay

tNEKHOX

2—

SPI inputs—Master mode (internal clock) input setup time

tNIIVKH

—

SPI inputs—Master mode (internal clock) input hold time

tNIIXKH

0—

—

SPI inputs—Slave mode (external clock) input setup time

tNEIVKH

4—

—

SPI inputs—Slave mode (external clock) input hold time

tNEIXKH

2—

—

Notes:

The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example,

tNIKHOX symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until

outputs (O) are invalid (X).

Output specifications are measured from the 50% level of the rising edge of SPICLK to the 50% level of the signal.

Timings are measured at the pin.

Output

Z0 = 50 Ω

VDDIO/2

RL = 50 Ω

SPICLK (input)

tNEIXKH

tNEKHOV

Input Signals:

SPIMOSI

(See note)

Output Signals:

SPIMISO

(See note)

tNEIVKH

tNEKHOX

Note: measured with SPMODE[CI] = 0, SPMODE[CP] = 0

MSC8252 bảng dữ liệu(PDF) 49 Page - Freescale Semiconductor, Inc

MSC8252 bảng dữ liệu(HTML) 49 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL