AD7858LBR datasheet(25/32 Pages) AD

25 / 32 page

AD7858/AD7858L

REV. B

–25–

Mode 2 (3-Wire SPI/QSPI Interface Mode)

This is the DEFAULT INTERFACE MODE.

In Figure 33 below we have the timing diagram for interface

Mode 2 which is the SPI/QSPI interface mode. Here the

SYNC

input is active low and may be pulsed or tied permanently low.

SYNC is permanently low, 16 clock pulses must be applied to

the SCLK pin for the part to operate correctly, otherwise with a

pulsed

SYNC input a continuous SCLK may be applied pro-

vided

SYNC is low for only 16 SCLK cycles. In Figure 33 the

SYNC going low disables the three-state on the DOUT pin.

The first falling edge of the SCLK after the

SYNC going low

clocks out the first leading zero on the DOUT pin. The DOUT

pin is three-stated again a time t12 after the SYNC goes high.

With the DIN pin the data input has to be set up a time t7 be-

fore the SCLK rising edge as the part samples the input data on

the SCLK rising edge in this case. If resetting the interface is

required, the

SYNC must be taken high and then low.

t11

t12

t10

THREE-STATE

DB0

DB10

DB11

DB12

DB13

DB14

DB15

DB14

DB13

DB12

DB11

DB10

DB0

SYNC (I/P)

SCLK (I/P)

DOUT (O/P)

DIN (I/P)

POLARITY PIN LOGIC HIGH

t3 = –0.4tSCLK MIN (NONCONTINUOUS SCLK) 0.4tSCLK ns MIN/MAX (CONTINUOUS SCLK),

t6 = 75/115ns MAX (5V/3V), t7 = 40/60ns MIN (5V/3V), t8 = 20/30ns MIN (5V/3V),

t11 = 30/50ns MIN (NONCONTINUOUS SCLK) (5V/3V), (30/50)/0.4tSCLK ns MIN/MAX

(CONTINUOUS SCLK) (5V/3V)

DB15

Figure 33. SPI/QSPI Mode 2 Timing Diagram for Read/Write Operation

with DIN Input, DOUT Output, and

SYNC Input

AD7858LBR bảng dữ liệu(PDF) 25 Page - Analog Devices

AD7858LBR bảng dữ liệu(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL