AD7723 datasheet(4/23 Pages) AD

4 / 23 page

AD7723

–4–

REV. 0

(AVDD = DVDD = +5 V

5%; AGND = AGND1 = DGND = 0 V; fCLKIN = 19.2 MHz; CL = 50 pF; SFMT =

Logic Low or High, CFMT = Logic Low or High; TA = TMIN to TMAX unless otherwise noted)

TIMING SPECIFICATIONS

Parameter

Symbol

Min

Typ

Max

Units

CLKIN Frequency

FCLK

19.2

MHz

CLKIN Period (tCLK = 1/fCLK)t1

0.052

µs

CLKIN Low Pulsewidth

0.45

× t

0.55

× t

CLKIN High Pulsewidth

0.45

× t

0.55

× t

CLKIN Rise Time

5ns

CLKIN Fall Time

5ns

FSI Setup Time

FSI Hold Time

FSI High Time1

1tCLK

CLKIN to SCO Delay

SCO Period2, SCR = 1

t10

2tCLK

SCO Period2, SCR = 0

t10

1tCLK

SCO Transition to FSO High Delay

t11

SCO Transition to FSO Low Delay

t12

SCO Transition to SDO Valid Delay

t13

512

SCO Transition from FSI3

t14

tCLK + t2

SDO Enable Delay Time

t15

520

SDO Disable Delay Time

t16

520

DRDY High Time2

t17

2tCLK

Conversion Time2 (Refer to Tables I and II)

t18

16/32

tCLK

CLKIN to

DRDY Transition

t19

CLKIN to DATA Valid

t20

CS/RD Setup Time to CLKIN

t21

0ns

CS/RD Hold Time to CLKIN

t22

Data Access Time

t23

Bus Relinquish Time

t24

SYNC Input Pulsewidth

t25

1tCLK

SYNC Low Time before CLKIN Rising

t26

0ns

DRDY High Delay after Rising SYNC

t27

DRDY Low Delay after SYNC Low

t28

2049

tCLK

NOTES

1FSO pulses are gated by the release of FSI (going low).

2Guaranteed by design.

3Frame Sync is initiated on the falling edge of CLKIN.

Specifications subject to change without notice.

IOL

1.6mA

+1.6V

50pF

OUTPUT

IOH

200 A

Figure 1. Load Circuit for Timing Specifications

AD7723 bảng dữ liệu(PDF) 4 Page - Analog Devices

AD7723 bảng dữ liệu(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

bảng dữ liệu tải về

Link URL