AD28MSP01KP datasheet(13/28 Pages) AD

13 / 28 page

AD28msp01

REV. A

–13–

V.32 Loopback Mode

In V.32 Loopback Mode, shown in Figure 9, the AD28msp01’s

receive circuitry and transmit circuitry are locked together.

RCONV is generated internally and can be phase adjusted with

the Receive Phase Adjust Register (Control Register 4). RBIT,

RBAUD, TCONV, TBIT and TBAUD are all locked to

RCONV.

RCONV initiates a new DAC sample update and loads Data

9.6 kHz, 8.0 kHz or 7.2 kHz by setting the sample rate bit field

in Control Register 0. The bit and baud rates can be set to

any combination of clock rates listed in the control register

descriptions.

Figure 9. Loopback Mode Block Diagram

AD28msp01

A/D

DATA

CONTROL

RX PHASE ADJUST

ANALOG IN

MCLK

DSP Processor

D/A

DATA

ANALOG OUT

TCONV

TBIT

TBAUD

PHASE ADJUST

TX CLOCKS

RCONV

RBIT

RBAUD

PHASE ADJUST

CONVERT

START

RX CLOCKS

V.32ter TSYNC Mode

This mode is identical to V.32 TSYNC Mode except all clocks

are scaled by a factor of 8/7 over the corresponding V.32

TSYNC rate. In this mode, the maximum value to which the re-

ceive and transmit phase adjust registers (Control Registers 4

and 5) may be set is +192.

Both TBIT and RBIT can be set to a 19,200 Hz rate that will

not be scaled by a factor of 8/7, by setting the appropriate fields

in Control Registers 2 and 3.

V.32ter Internal Sync Mode

This mode is identical to V.32 TSYNC Mode except all clocks

are scaled by a factor of 8/7 over the corresponding V.32

TSYNC rate. In this mode, the maximum value to which the

phase adjust registers (Control Registers 4 and 5) may be set is

+192.

Both TBIT and RBIT can be set to a 19,200 Hz rate that will

not be scaled by a factor of 8/7, by setting the appropriate fields

in Control Registers 2 and 3.

AD28msp01KP bảng dữ liệu(PDF) 13 Page - Analog Devices

AD28msp01KP bảng dữ liệu(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL