AD1849KP datasheet(2/28 Pages) AD

2 / 28 page

AD1849K–SPECIFICATIONS

REV. 0

–2–

ELECTRICAL SPECIFICATIONS

STANDARD TEST CONDITIONS UNLESS OTHERWISE NOTED

Temperature

°C

DAC Input Conditions

Digital Supply (VDD)

5.0

0 dB Attenuation

Analog Supply (VCC)

5.0

Full-Scale Digital Inputs

Clock (SCLK)

256

16-Bit Linear Mode

Master Mode

256 Bits per Frame

OLB = 1

Word Rate (FS)

kHz

ADC Input Conditions

Input Signal

kHz

0 dB PGA Gain

Analog Output Passband

20 Hz to 20 kHz

–3.0 dB Relative to Full Scale

VIH

2.4

Line Input

VIL

0.8

16-Bit Linear Mode

External Load Impedance

Ω

(Line 0)

All tests are performed on all ADC and DAC channels.

External Load Impedance

Ω

(Line 1)

External Load Capacitance

100

(Line 0, 1)

ANALOG INPUT

Min

Typ

Max

Units

Input Voltage*

(RMS Values Assume Sine Wave Input)

Line and Mic with 0 dB Gain

0 94

0.99

1.04

V rms

2.66

2.80

2.94

V p-p

Mic with +20 dB Gain

0.094

0.099

0.104

V rms

0.266

0.280

0.294

V p-p

Input Capacitance

*Accounts for Sum of Worst Case Reference Errors and Worst Case Gain Errors.

PROGRAMMABLE GAIN AMPLIFIER—ADC

Min

Typ

Max

Units

Step Size (0 dB to 22.5 dB)

1.3

1.5

1.7

(All Steps Tested, –30 dB Input)

PGA Gain Range*

Line and Mic with 0 dB Gain

–0.2

22.7

Mic with +20 dB Gain

19.8

42.7

DIGITAL DECIMATION AND INTERPOLATION FILTERS*

Min

Max

Units

Passband

0.45

× F

Passband Ripple

±0.1

Transition Band

0.45

× F

0.55

× F

Stopband

≥0.55 × F

Stopband Rejection

Group Delay

30/FS

Group Delay Variation Over Passband

0.0

µs

AD1849KP bảng dữ liệu(PDF) 2 Page - Analog Devices

AD1849KP bảng dữ liệu(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL