công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

THS8083CPZP bảng dữ liệu(PDF) 31 Page - Texas Instruments

tên linh kiện THS8083CPZP
Giải thích chi tiết về linh kiện  Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

THS8083CPZP bảng dữ liệu(HTML) 31 Page - Texas Instruments

Back Button THS8083CPZP Datasheet HTML 27Page - Texas Instruments THS8083CPZP Datasheet HTML 28Page - Texas Instruments THS8083CPZP Datasheet HTML 29Page - Texas Instruments THS8083CPZP Datasheet HTML 30Page - Texas Instruments THS8083CPZP Datasheet HTML 31Page - Texas Instruments THS8083CPZP Datasheet HTML 32Page - Texas Instruments THS8083CPZP Datasheet HTML 33Page - Texas Instruments THS8083CPZP Datasheet HTML 34Page - Texas Instruments THS8083CPZP Datasheet HTML 35Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 61 page
background image
3–7
3.2.9
Register Name: SELCLK
Subaddress: 08 (R/W)
X
X
X
X
X
X
SELCLK1
SELCLK0
MSB
LSB
SELCLK[1..0]:
Selects a clock divider on the DTO output., as shown below:
Default: 0x00 i.e., DTO divider = 1 (no additional division).
SEL_CLK[1..0]
DIVIDER CLKDIV
00 (default)
1
01
2
10
4
11
8
To cover the complete range 10 – 80 MHz, SELCLK needs to be changed as well, as shown in the PLL section.
3.2.10 Register Name: PHASESEL
Subaddress: 09 (R/W)
X
X
X
PHASESEL4
MSB
LSB
PHASESEL3
PHASESEL2
PHASESEL1
PHASESEL0
PHASESEL[4..0]:
Sets the phase for the DTO clock output
Default: 0x10 i.e., phase shift = 180 degrees
3.2.11 Register Name: PLLFILT
Subaddress: 0A (R/W)
X
X
GAIN_N2
MSB
LSB
GAIN_N1
GAIN_N0
GAIN_P2
GAIN_P1
GAIN_P0
GAIN_N[2..0]:
PLL gain control: Sets the loop filter proportional time constant
Default: 0x7 (highest gain – lowest time constant)
GAIN_P[2..0]:
PLL gain control: Sets the loop filter integrator time constant
Default: 0x7 (highest gain – lowest time constant)
NOTE:The higher the PLL gain setting, the less critical the initial DTO programming becomes since the device will
have a wider lock-in range. However, once lock is acquired, this means any jitter on HS will be amplified.
Therefore, for high jitter sources, it is recommended to apply more filtering once lock is acquired to filter out
this HS jitter.
3.2.12 Register Name: HS_WIDTH
Subaddress: 0B (R/W)
HS_WIDTH7
MSB
LSB
HS_WIDTH6
HS_WIDTH5
HS_WIDTH4
HS_WIDTH3
HS_WIDTH2
HS_WIDTH1
HS_WIDTH0
HS_WIDTH[7..0]:
Sets the width in pixels for HS detection. If the width of the incoming HS is less than this number, it is ignored.
The width in pixels of an incoming HS is incremented at each pixel following the active edge (of which the
polarity can be programmed, see HS_POL)
Default: 0x00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com