AD9518-3 datasheet(14/64 Pages) AD

14 / 64 page

AD9518-3

Data Sheet

Rev. B | Page 14 of 64

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

AD9518-3

TOP VIEW

(Not to Scale)

PIN 1

INDICATOR

STATUS

CLK

VCP

REFMON

BYPASS

REF_SEL

SYNC

CLK

OUT3

OUT2

VS_LVPECL

OUT3

OUT2

GND

NOTES

1. NC = NO CONNECT.

2. THE EXTERNAL PADDLE ON THE BOTTOM OF THE PACKAGE MUST BE

CONNECTED TO GROUND FOR PROPER OPERATION.

Figure 4. Pin Configuration

Table 19. Pin Function Descriptions

Pin No.

Input/

Output

Pin Type

Mnemonic

Description

3.3 V CMOS

REFMON

Reference Monitor (Output). This pin has multiple selectable outputs; see Table 44,

3.3 V CMOS

Lock Detect (Output). This pin has multiple selectable outputs; see Table 44,

Power

VCP

Power Supply for Charge Pump (CP). VS ≤ VCP ≤ 5.0 V. This pin is usually 3.3 V for most

applications; but if a 5 V external VCXO is used, this pin should be 5 V.

Charge Pump (Output). Connects to external loop filter.

3.3 V CMOS

STATUS

Status (Output). This pin has multiple selectable outputs; see Table 44, Register 0x017.

3.3 V CMOS

REF_SEL

Reference Select. Selects REF1 (low) or REF2 (high). This pin has an internal 30 kΩ

pull-down resistor.

3.3 V CMOS

SYNC

Manual Synchronizations and Manual Holdover. This pin initiates a manual

synchronization and is also used for manual holdover. Active low. This pin has an

internal 30 kΩ pull-up resistor.

Loop filter

Loop Filter (Input). Connects to VCO control voltage node internally.

This pin has 31 pF of internal capacitance to ground, which may influence the loop

filter design for large loop bandwidths.

Loop filter

BYPASS

This pin is for bypassing the LDO to ground with a capacitor.

10, 24, 25,

26, 35, 37,

43, 45

Power

3.3 V Power Pins.

Along with CLK, this is the self-biased differential input for the clock distribution section.

This pin can be left floating if internal VCO is used.

Differential

clock input

CLK

Differential

clock input

CLK

Along with CLK, this is the self-biased differential input for the clock distribution section.

This pin can be left floating if internal VCO is used.

AD9518-3 bảng dữ liệu(PDF) 14 Page - Analog Devices

AD9518-3 bảng dữ liệu(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL