ADV7181DWBCPZ datasheet(7/24 Pages) AD

7 / 24 page

Data Sheet

ADV7181D

Rev. 0 | Page 7 of 24

TIMING CHARACTERISTICS

AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. TMIN to TMAX = −40°C to +85°C,

unless otherwise noted. The minimum and maximum specifications are guaranteed over this temperature range.

Table 4.

Parameter1

Symbol

Description

Min

Typ

Max

Unit

SYSTEM CLOCK AND CRYSTAL

Crystal Nominal Frequency

28.63636

MHz

Crystal Frequency Stability

±50

ppm

Horizontal Sync Input Frequency

14.8

110

kHz

LLC Frequency Range

12.825

MHz

I2C PORT2

SCLK Frequency

400

kHz

SCLK Minimum Pulse Width High

0.6

μs

SCLK Minimum Pulse Width Low

1.3

μs

Hold Time (Start Condition)

0.6

μs

Setup Time (Start Condition)

0.6

μs

SDATA Setup Time

100

SCLK and SDATA Rise Time

300

SCLK and SDATA Fall Time

300

Setup Time (Stop Condition)

0.6

μs

RESET FEATURE

Reset Pulse Width

CLOCK OUTPUTS

LLC Mark-Space Ratio

t9:t10

45:55

55:45

% duty

cycle

DATA AND CONTROL OUTPUTS

Data Output Transition Time

SDR (SDP)3

t11

Negative clock edge to start of valid data

3.6

t12

End of valid data to negative clock edge

2.4

SDR (CP)4

t13

End of valid data to negative clock edge

2.8

t14

Negative clock edge to start of valid data

0.1

DDR (CP)4, 5

t15

Positive clock edge to end of valid data

−4 + TLLC/4

t16

Positive clock edge to start of valid data

0.25 + TLLC/4

t17

Negative clock edge to end of valid data

−2.95 + TLLC/4

t18

Negative clock edge to start of valid data

−0.5 + TLLC/4

1 Guaranteed by characterization.

2 TTL input values are 0 V to 3 V, with rise/fall times of ≤3 ns, measured between the 10% and 90% points.

3 SDP timing figures obtained using default drive strength value (0xD5) in Register Subaddress 0xF4.

4 CP timing figures obtained using maximum drive strength value (0xFF) in Register Subaddress 0xF4.

5 DDR timing specifications dependent on LLC output pixel clock; TLLC/4 = 9.25 ns at LLC = 27 MHz.

Timing Diagrams

SDATA

SCLK

Figure 2. I2C Timing

ADV7181DWBCPZ bảng dữ liệu(PDF) 7 Page - Analog Devices

ADV7181DWBCPZ bảng dữ liệu(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL