ADP1053ACPZ-R7 datasheet(8/84 Pages) AD

8 / 84 page

ADP1053

Data Sheet

Rev. A | Page 8 of 84

Parameter

Test Conditions/Comments

Min

Typ

Max

Unit

SERIAL BUS TIMING

See Figure 3

Clock Frequency

100

400

kHz

Glitch Immunity, tSW

Bus Free Time, tBUF

1.3

μs

Start Setup Time, tSU;STA

0.6

μs

Stop Setup Time, tSU;STO

0.6

μs

Start Hold Time, tHD;STA

0.6

μs

SCL Low Time, tLOW

0.6

μs

SCL High Time, tHIGH

0.6

μs

SCL, SDA Rise Time, tR

SCL, SDA Fall Time, tF

Data Setup Time, tSU;DAT

100

Data Hold Time, tHD;DAT

Read

125

Write

300

EEPROM

EEPROM Update Time

Time from update command to

EEPROM update completed (TJ = 25°C)

Reliability

Endurance1

TJ = 85°C

10,000

Cycles

TJ = 125°C

1000

Cycles

Data Retention2

TJ = 85°C

Years

TJ = 125°C

Years

1 Endurance is qualified as per JEDEC Standard 22, Method A117, and is measured at −40°C, +25°C, +85°C, and +125°C. Endurance conditions are subject to change

pending EEPROM qualification.

2 Retention lifetime equivalent at junction temperature (TJ) = 125°C as per JEDEC Standard 22, Method A117. The derated lifetime is subject to change pending EEPROM

qualification.

SCL

SDA

tBUF

tHD;STA

tHD;DAT

tHIGH

tSU;DAT

tHD;STA

tSU;STA

tSU;STO

tLOW

Figure 3. Serial Bus Timing Diagram

ADP1053ACPZ-R7 bảng dữ liệu(PDF) 8 Page - Analog Devices

ADP1053ACPZ-R7 bảng dữ liệu(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

bảng dữ liệu tải về

Link URL