SM5M2 datasheet(22/28 Pages) SHARP

22 / 28 page

SM5M2

- 22 -

Hardware Reset Function

The hardware reset function mode activated two

instruction cycles after the falling edge from the

RESET pin.

When the RESET pin is changed

from High to Low, the pulse which is input by the

OSCIN pin is counted 215 times after which the reset

mode clears and the program counter starts from

address 0 on page 0.

The initialized status of the system after reset is

shown in Table 7.

The following reset functions are available.

• The I/O port is set as an input port and the mode

output only port (P0) is cleared and output Low.

• The interrupt request flags (IFA, IFD) and the

interrupt enable flag (IME) are cleared and all

interrupts become disabled.

• The program counter start from step 0 on page 0.

For activate reset function, when power is turned

on, you must connect a capacitor (0.1 µF, TYP.)

across the RESET pin and GND.

Table 7

Reset Status

NOTES :

• Undefined flags and registers should be initialized by software.

• When all of P1 pins (P10 to P13) level goes to High, the SM5M2 is performed to reset operation. (Mask option)

FLAG OR REGISTER, X-REGISTER

STATUS ( in reset mode and at program start)

Level 1

RAM

Undefined

ACC

Undefined

X-register

Undefined

P0-P2 output latch registers

Divider

IFA flag

IFD flag

IME flag

C flag

P33 flag

Undefined

BM, BL registers

Undefined

SM5M2 bảng dữ liệu(PDF) 22 Page - Sharp Corporation

SM5M2 bảng dữ liệu(HTML) 22 Page - Sharp Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL