công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STP1612PW05MTR bảng dữ liệu(PDF) 11 Page - STMicroelectronics

tên linh kiện STP1612PW05MTR
Giải thích chi tiết về linh kiện  16-channel LED driver with 16-bit PWM, 8-bit gain and full LED error detection
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STP1612PW05MTR bảng dữ liệu(HTML) 11 Page - STMicroelectronics

Back Button STP1612PW05MTR Datasheet HTML 7Page - STMicroelectronics STP1612PW05MTR Datasheet HTML 8Page - STMicroelectronics STP1612PW05MTR Datasheet HTML 9Page - STMicroelectronics STP1612PW05MTR Datasheet HTML 10Page - STMicroelectronics STP1612PW05MTR Datasheet HTML 11Page - STMicroelectronics STP1612PW05MTR Datasheet HTML 12Page - STMicroelectronics STP1612PW05MTR Datasheet HTML 13Page - STMicroelectronics STP1612PW05MTR Datasheet HTML 14Page - STMicroelectronics STP1612PW05MTR Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 35 page
background image
STP1612PW05
Electrical characteristics
Doc ID 15819 Rev 4
11/35
Figure 3.
Test circuit for electrical characteristics
Table 10.
Switching characteristics (VDD = 5.0 V) TA = -40 ~ 125 °C
Symbol
Characteristics
Conditions
Min.
Typ.
Max.
Unit
tSU0
Setup time
SDI - CLK
↑
VDD = 5.0 V
VIH = VDD
VIL = GND
Rext = 460 Ω
VLED = 4.5 V
RL = 152 Ω
CL = 10 pF
C1 = 100 nF
C2 = 10
μF
IO = 20 mA
1
ns
tSU1
LE
↑ – DCLK ↑
1
ns
tSU2
LE
↓ – DCLK ↑
5
ns
tH0
Hold time
CLK
↑ - SDI
3
ns
tH1
CLK
↑ - LE ↓
7
ns
tPD0
Propagation
delay time
CLK - SDO
30
40
ns
tPD1
PWCLK-OUTn4 (1)
1.
Refer to the timing waveform, where n = 0, 1, 2, 3.
100
ns
tPD2
LE – SDO(2)
2.
In timing of “read configuration” and “read error status code”, the next CLK rising edge should be tPD2 after
the falling edge of LE.
30
40
ns
tDL1
Stagger delay
time
OUTn4 + 1 (1)
40
ns
tDL2
OUTn4 + 2 (1)
80
ns
tDL3
OUTn4 +3 (1)
120
ns
tw(L)
Pulse width
LE
5
ns
tw( CLK)
CLK
20
ns
tw(PWCLK)
PWCLK
20
ns
tON
Output rise time of output ports
10
ns
tOFF
Output fall time of output ports
6
ns
tEDD
Error detection minimum duration (3)
3.
Refer to Figure 5 on page 13.
1µs
PWCLK
CLK
LE
DD
V
EXT
-
R
GND
SDO
OUT0
.
..
Generator
Function
DD
I
V
IH=VDD
V
IL=G ND
waveform
input
Logic
SDI
O UT15
OUT
I
V
IH,VIL
V
DD
R
ext
IOL
I
OH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com