LH28F016SC-L datasheet(39/44 Pages) SHARP

39 / 44 page

LH28F016SC-L/SCH-L

- 39 -

6.2.7 RESET OPERATIONS

VIH

VOH

VOL

VIL

RY/BY# (R)

(A) Reset During Read Array Mode

(B) Reset During Block Erase, Byte Write, or Lock-Bit Configuration

tPLPH

RP# (P)

VIH

VOH

VOL

VIL

RY/BY# (R)

tPLRH

tPLPH

RP# (P)

VIH

2.7 V/3.3 V/5 V

VIL

VCC

t235VPH

RP# (P)

Fig. 16

AC Waveform for Reset Operation

Reset AC Specifications (NOTE 1)

NOTES :

These specifications are valid for all product versions

(packages and speeds).

If RP# is asserted while a block erase, byte write, or

lock-bit configuration operation is not executing, the reset

will complete within 100 ns.

A reset time, tPHQV, is required from the latter of RY/BY#

or RP# going high until outputs are valid.

When the device power-up, holding RP#-low minimum

100 ns is required after VCC has been in predefined

range and also has been in stable there.

VCC = 2.7 to 3.6 V

VCC = 3.3±0.3 V

VCC = 5.0±0.5 V

SYMBOL

PARAMETER

NOTE

MIN.

MAX.

MIN.

MAX.

MIN.

MAX.

UNIT

RP# Pulse Low Time

tPLPH

(If RP# is tied to VCC, this

100

specification is not applicable)

RP# Low to Reset during

tPLRH

Block Erase, Byte Write or

2, 3

—

µs

Lock-Bit Configuration

VCC 2.7 V to RP# High

t235VPH

VCC 3.0 V to RP# High

100

VCC 4.5 V to RP# High

LH28F016SC-L bảng dữ liệu(PDF) 39 Page - Sharp Corporation

LH28F016SC-L bảng dữ liệu(HTML) 39 Page - Sharp Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL