PCF8523 datasheet(38/66 Pages) NXP

38 / 66 page

PCF8523

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 30 March 2011

38 of 66

NXP Semiconductors

PCF8523

Real-Time Clock (RTC) and calendar

8.9.5 Timer interrupt pulse

The timer interrupt is generated as a pulsed signal when TAM or TBM are set logic 1. The

pulse generator for the timer interrupt also uses an internal clock, but this time it is

dependent on the selected source clock for the timer and on the timer register value n.

Consequently, the width of the interrupt pulse varies; see Table 41 and Table 42.

[1]

n = loaded timer register value. Timer stops when n = 0.

For timer B, interrupt pulse width is programmable via bit TBW (register Tmr_B_freq_ctrl).

In this example, bit TAM is set logic 1 and the SF flag is not cleared after an interrupt.

Fig 21. Example for second interrupt when TAM = 1

In this example, bit TAM is set logic 0 and the SF flag is cleared after an interrupt.

Fig 22. Example for second interrupt when TAM = 0

013aaa331

seconds counter

minutes counter

INT1 when SIE enabled

SF when SIE enabled

013aaa332

seconds counter

minutes counter

INT1 when SIE enabled

SF when SIE enabled

Table 41.

Interrupt low pulse width for timer A

Pulse mode, bit TAM set logic 1.

Source clock (Hz)

Interrupt pulse width

n = 1[1]

n > 1[1]

4096

122

s

244

s

7.812 ms

15.625 ms



15.625 ms



3600

15.625 ms

PCF8523 bảng dữ liệu(PDF) 38 Page - NXP Semiconductors

PCF8523 bảng dữ liệu(HTML) 38 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

bảng dữ liệu tải về

Link URL