ACS411CS datasheet(20/43 Pages) SEMTECH

20 / 43 page

ACS411CS PRE-RELEASE Issue 6.0 July 1999.

uP Interface timing - SERIAL mode

In SERIAL mode, the device is configured to interface

with a serial microprocessor bus. The following

figures show the timing diagrams of write and read

accesses for this mode.

During read access the output data sdo (AD(0)) is

clocked out on the rising edge of SCLK (ALE) when

the active edge selection control bit CLKE (A(1)) is

0, and on the falling edge when CLKE is 1. Address,

read/write control bit and write data are always

clocked into the interface on the rising edge of SCLK.

Both input data sdi and clock SCLK are oversampled

, filtered and synchronized to the system clock CLKX.

The serial interface clock (SCLK) is not required to

run when no access is performed (CSB = 1).

Figure 10: Read access timing in SERIAL Mode.

Note: preliminary timing information. Timing values marked with * TBA.

CSB

ALE = SCLK

A(0) = SDI

R/W

AD(0) = SDO

tsu1

tsu2

th1

th2

tpw1

tpw2

td1

td2

Symbol

Parameter

Min

Typ

Max

tsu1

Setup SDI valid to SCLK

↑

10 *

tsu2

Setup CSB

↓ to SCLK ↑

10 *

th1

Hold SDI to SCLK

↑

10 *

th2

Hold SCLK

↑ to CSB ↑

10 *

tpw1

SCLK low time

240

tpw2

SCLK high time

240

td1

Delay SCLK

↑ (SCLK ↓ for

CLKE = 1) to SDO valid

20 *

td2

Delay CSB

↑ to SDO High-Z

120

Time between consecutive accesses

(CSB

↑ to CSB ↓ )

250

ACS411CS bảng dữ liệu(PDF) 20 Page - Semtech Corporation

ACS411CS bảng dữ liệu(HTML) 20 Page - Semtech Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

bảng dữ liệu tải về

Link URL