| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
33903 bảng dữ liệu(PDF) 52 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
33903 bảng dữ liệu(HTML) 52 Page - Freescale Semiconductor, Inc |
|
52 / 104 page ![]() Analog Integrated Circuit Device Data 52 Freescale Semiconductor 33903/4/5 FAIL SAFE OPERATION BEHAVIOR AT POWER UP AND POWER DOWN SAFE Mode A Illustration Figure 33 illustrates the event and consequences when SAFE Mode A is selected via the appropriate debug resistor or SPI configuration. RST VDD failure event, i.e. watchdog SAFE OFF state ON state 8 x 256 ms delay time to enter in SAFE Mode VDD RST SAFE to evaluate resistor at DBG pin and monitor ECU external events 1st 8th 2nd Behavior Illustration for Safe State A (RDG < 6.0 kohm), or Selection by the SPI step 1: Failure illustration RST VDD failure event, VDD low SAFE OFF state ON state 100 ms delay time to enter in SAFE Mode to evaluate resistor at DBG pin and monitor ECU external events VDD_UV TH 100ms VDD RST SAFE VDD < VDD_UV TH GND GND RST VDD failure event, Reset s/c GND SAFE OFF state ON state 100 ms deglitcher time to activate SAFE and enter in SAFE Mode to evaluate resistor at the DBG pin and monitor ECU external events 2.5 V 100ms VDD RST SAFE step 2: Consequence on VDD, RST and SAFE Figure 33. SAFE Mode A Behavior Illustration |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |