HT68F03 datasheet(84/147 Pages) HOLTEK

84 / 147 page

HT66F03/HT66F04/HT68F03/HT68F04

Rev. 1.30

February 17, 2011

In the Compare Match Output Mode, the T2AIO1 and T2AIO0 bits determine how the TM

output pin changes state when a compare match occurs from the Comparator A. The TM output

pin can be setup to switch high, switch low or to toggle its present state when a compare match

occurs from the Comparator A. When the bits are both zero, then no change will take place on

the output. The initial value of the TM output pin should be setup using the T2AOC bit in the

TM2C1 register. Note that the output level requested by the T2AIO1 and T2AIO0 bits must be

different from the initial value setup using the T2AOC bit otherwise no change will occur on the

TM output pin when a compare match occurs. After the TM output pin changes state, it can be

reset to its initial level by changing the level of the T2ON bit from low to high.

In the PWM Mode, the T2AIO1 and T2AIO0 bits determine how the TM output pin changes state

when a certain compare match condition occurs. The PWM output function is modified by

changing these two bits. It is necessary to change the values of the T2AIO1 and T2AIO0 bits

only after the TM has been switched off. Unpredictable PWM outputs will occur if the T2AIO1

and T2AIO0 bits are changed when the TM is running.

Bit 3

T2AOC: TP2A Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Mode/ Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is

being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode.

It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it

determines the logic level of the TM output pin before a compare match occurs. In the PWM

Mode it determines if the PWM signal is active high or active low.

Bit 2

T2APOL: TP2A Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the TP2A output pin. When the bit is set high the TM output pin

will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the

Timer/Counter Mode.

Bit 1

T2CDN: TM2 Counter count up or down flag

0: Count up

1: Count down

Bit 0

T2CCLR: Select TM2 Counter clear condition

0: TM2 Comparator P match

1: TM2 Comparator A match

This bit is used to select the method which clears the counter. Remember that the Enhanced

TM contains three comparators, Comparator A, Comparator B and Comparator P, but only

Comparator A or Comparator P can be selected to clear the internal counter. With the T2CCLR

bit set high, the counter will be cleared when a compare match occurs from the Comparator A.

When the bit is low, the counter will be cleared when a compare match occurs from the

Comparator P or with a counter overflow. A counter overflow clearing method can only be

implemented if the CCRP bits are all cleared to zero. The T2CCLR bit is not used in the PWM,

Single Pulse or Input Capture Mode.

HT68F03 bảng dữ liệu(PDF) 84 Page - Holtek Semiconductor Inc

HT68F03 bảng dữ liệu(HTML) 84 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL