PIC16F1526 datasheet(188/354 Pages) MICROCHIP

188 / 354 page

PIC16(L)F1526/27

DS41458A-page 188

Preliminary

 2011 Microchip Technology Inc.

20.2

Compare Mode

The Compare mode function described in this section

is available and identical for CCP modules.

Compare mode makes use of the 16-bit Timer1/3/5

resource. The 16-bit value of the CCPRxH:CCPRxL

value of the TMRxH:TMRxL register pair. When a

match occurs, one of the following events can occur:

• Toggle the CCPx output

• Set the CCPx output

• Clear the CCPx output

• Generate a Special Event Trigger

• Generate a Software Interrupt

The action on the pin is based on the value of the

CCPxM<3:0> control bits of the CCPxCON register. At

the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 20-2 shows a simplified diagram of the

Compare operation.

FIGURE 20-2:

COMPARE MODE

OPERATION BLOCK

DIAGRAM

20.2.1

CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by

clearing the associated TRIS bit.

Also, the CCPx pin function can be moved to

alternative pins using the APFCON register. Refer to

Section 12.1 “Alternate Pin Function”

for more

details.

20.2.2

TIMER1/3/5 MODE RESOURCE

In Compare mode, Timer1/3/5 must be running in either

Timer mode or Synchronized Counter mode. The

compare operation may not work in Asynchronous

Counter mode.

See Section 18.0 “Timer1/3/5 Module with Gate

Control”

for

information

configuring

Timer1/3/5.

CCPRxH CCPRxL

TMRxH

TMRxL

Comparator

Output

Logic

Special Event Trigger

Set CCPxIF Interrupt Flag

(PIRx)

Match

TRIS

CCPxM<3:0>

Mode Select

Output Enable

CCPx

Note:

Clearing the CCPxCON register will force

the CCPx compare output latch to the

default low level. This is not the PORT I/O

data latch.

TABLE 20-3:

CCPx COMPARE TIMER1/3/5

RESOURCES

CCP

TMR1

TMR3

TMR5

CCP1

●●

CCP2

●●

CCP3

●●

CCP4

●●

CCP5

●●

CCP6

●●

CCP7

●●

CCP8

●●

CCP9

●●

CCP10

●●

Note:

Clocking Timer1/3/5 from the system clock

(FOSC) should not be used in Compare

mode. In order for Compare mode to

recognize the trigger event on the CCPx

pin, Timer1/3/5 must be clocked from the

instruction clock (FOSC/4) or from an

external clock source.

PIC16F1526 bảng dữ liệu(PDF) 188 Page - Microchip Technology

PIC16F1526 bảng dữ liệu(HTML) 188 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL