33886 datasheet(7/25 Pages) FREESCALE

7 / 25 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

33886

ELECTRICAL CHARACTERISTICS

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions 5.0 V ≤ V+ ≤ 28 V and -40

°C ≤ T

A ≤ 125°C unless otherwise noted. Typical values noted

reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.

Characteristic

Symbol

Min

Typ

Max

Unit

TIMING CHARACTERISTICS

PWM Frequency (21)

fPWM

–

kHz

Maximum Switching Frequency During Active Current Limiting (22)

fMAX

–

kHz

Output ON Delay (23)

V+ = 14 V

td(ON)

–

µs

Output OFF Delay (23)

V+ = 14 V

td(OFF)

–

µs

Output Rise and Fall Time (24)

V+ = 14 V, IOUT = 3.0 A

tf, tr

2.0

5.0

8.0

µs

Output Latch-OFF Time

20.5

µs

Output Blanking Time

16.5

µs

Output FET Body Diode Reverse Recovery Time (25)

trr

100

–

Disable Delay Time (26)

td(disable)

–

8.0

µs

Short Circuit/Overtemperature Turn-OFF Time (27)

tFAULT

–

4.0

–

µs

Power-OFF Delay Time

tpod

–

1.0

5.0

Notes

21.

The outputs can be PWM controlled from an external source. This is typically done by holding one input high while applying a PWM

pulse train to the other input. The maximum PWM frequency obtainable is a compromise between switching losses and switching

frequency. Refer to Typical Switching Waveforms, Figures 10 through 17, pp. 10–11.

22.

The Maximum Switching Frequency during active current limiting is internally implemented. The internal control produces a constant

OFF-time PWM of the output. The output load current effects the Maximum Switching Frequency.

23.

Output Delay is the time duration from the midpoint of the IN1 or IN2 input signal to the 10% or 90% point (dependent on the transition

direction) of the OUT1 or OUT2 signal. If the output is transitioning High-to-Low, the delay is from the midpoint of the input signal to the

90% point of the output response signal. If the output is transitioning Low-to-High, the delay is from the midpoint of the input signal to

the 10% point of the output response signal. See Figure 4, page 8.

24.

Rise Time is from the 10% to the 90% level and Fall Time is from the 90% to the 10% level of the output signal. See Figure 6, page 8.

25.

Parameter is guaranteed by design but not production tested.

26.

Disable Delay Time is the time duration from the midpoint of the D (disable) input signal to 10% of the output tri-state response. See

Figure 5, page 8.

27.

Increasing currents will become limited at ILIM. Hard shorts will breach the ISCH or ISCL limit, forcing the output into an immediate tri-

state latch-OFF. See Figures 8 and 9, page 9. Active current limiting will cause junction temperatures to rise. A junction temperature

above 160

°C will cause the active current limiting to progressively “fold-back” (or decrease) to 2.5 A typical at 175°C where thermal

latch-OFF will occur. See Figure 7, page 8.

33886 bảng dữ liệu(PDF) 7 Page - Freescale Semiconductor, Inc

33886 bảng dữ liệu(HTML) 7 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

bảng dữ liệu tải về

Link URL