CY2DP1510AXC datasheet(5/13 Pages) CYPRESS

5 / 13 page

CY2DP1510

Document Number: 001-55566 Rev. *G

Page 5 of 13

DC Electrical Specifications

(VDD = 3.3 V ± 5% or 2.5 V ± 5%; TA = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter

Description

Condition

Min

Max

Unit

IDD

Operating supply current

All LVPECL outputs floating (internal IDD)

–

120

VIH1

Input high voltage, LVPECL input clocks

IN0 and IN0#, IN1 and IN1#

–VDD + 0.3

VIL1

Input low voltage, LVPECL input clocks

IN0 and IN0#, IN1 and IN1#

–0.3

–

VIH2

Input high voltage, IN_SEL

VDD = 3.3 V

2.0

VDD + 0.3

VIL2

Input low voltage, IN_SEL

VDD = 3.3 V

–0.3

0.8

VIH3

Input high voltage, IN_SEL

VDD = 2.5 V

1.7

VDD + 0.3

VIL3

Input low voltage, IN_SEL

VDD = 2.5 V

–0.3

0.7

VID

[3]

Input differential amplitude

See Figure 2 on page 7

0.4

1.0

VICM

Input common mode voltage

See Figure 2 on page 7

0.5

VDD – 0.2

IIH

Input high current, All inputs

Input = VDD

[4]

–

150

μA

IIL

Input low current, All inputs

Input = VSS

[4]

–150

–

μA

VOH

LVPECL output high voltage

Terminated with 50

Ω to V

DD – 2.0

[5]

VDD – 1.20 VDD – 0.70

VOL

LVPECL output low voltage

Terminated with 50

Ω to V

DD – 2.0

[5]

VDD – 2.0 VDD – 1.63

VBB

Output reference voltage

0 to 150

μA output current

VDD – 1.40 VDD – 1.16

Internal pull-down resistance

IN_SEL pin

140

CIN

Input capacitance

Measured at 10 MHz; per pin

–

Notes

3. VID minimum of 400 mV is required to meet all output AC electrical specifications. The device is functional with VID minimum of greater than 200 mV.

4. Positive current flows into the input pin, negative current flows out of the input pin.

5. Refer to Figure 3 on page 7.

[+] Feedback

CY2DP1510AXC bảng dữ liệu(PDF) 5 Page - Cypress Semiconductor

CY2DP1510AXC bảng dữ liệu(HTML) 5 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

bảng dữ liệu tải về

Link URL