| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
FX829P4 bảng dữ liệu(PDF) 10 Page - CML Microcircuits |
|
|
|||||||||||||||||||||||||||||
FX829P4 bảng dữ liệu(HTML) 10 Page - CML Microcircuits |
|
10 / 34 page ![]() Baseband Signal Processor FX829 © 1997 Consumer Microcircuits Limited 10 D/829/4 REGISTER NAME BIT 7 (D7) BIT 6 (D6) BIT 5 (D5) BIT 4 (D4) BIT 3 (D3) BIT 2 (D2) BIT 1 (D1) BIT 0 D0) CONTROL 1 0 0 0 0 0 0 0 0 CONTROL 2 0 0 0 0 0 0 0 0 CONTROL 3/IRQ ENABLE 0 0 0 0 0 0 0 0 AUDIO ATTENUATION 0 0 0 0 0 0 0 0 TXDATA X X X X X X X X MOD LEVELS (1) 0 0 0 0 0 0 0 0 MOD LEVELS (2) 0 0 0 0 0 0 0 0 RX SYNC WORD (1) X X X X X X X X RX SYNC WORD (2) X X X X X X X X STATUS 0 0 0 0 0 0 0 0 RXDATA X X X X X X X X X = undefined CONTROL1 Register (Hex address $10) This register is used to control the functions of the device as described below: AMP1 (Bit 7) When this bit is "1", AMP1 is enabled. When this bit is "0", AMP1 is disabled (i.e. powersaved). AMP2 (Bit 6) When this bit is "1", both AMP2 and MOD2 are enabled. When this bit is "0", both AMP2 and MOD2 are disabled (i.e. powersaved) and the MOD2 output is pulled to VBIAS via a 1MW resistor. AUDIO (Bit 5) When this bit is "1", the audio filter/limiter section is enabled. When this bit is "0", the audio filter/limiter section is disabled (i.e. powersaved). FFSKRX (Bit 4) When this bit is "1", the FFSK Rx is enabled. When this bit is "0", the FFSK Rx is disabled (i.e. powersaved). Note: 1. The FFSK Rx and Tx cannot both be enabled at the same time. If both FFSKRX and FFSKTX are "1", then they will both be disabled (i.e. powersaved). FFSKTX (Bit 3) When this bit is "1", the FFSK Tx is enabled. When this bit is "0", the FFSK Tx is disabled (i.e. powersaved). Note: 1. The FFSK Tx and Rx cannot both be enabled at the same time. If both FFSKTX and FFSKRX are "1", then they will both be disabled (i.e. powersaved). 2. The DTMF Encoder and FFSK Tx cannot both be enabled at the same time. If both DTMFEN and FFSKTX are "1", then they will both be disabled. UK/F (Bit 2) When this bit is "1", the SYNC/SYNT is set to the PAA standard of "1011010000110011" (SYNC) When this bit is "0", the SYNC/SYNT is set to the MPT standard of "1100010011010111" (SYNC) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |