910GL datasheet(105/426 Pages) INTEL

105 / 426 page

MCHBAR Registers

Datasheet

105

Bit

Access &

Default

Description

6:4

R/W

000 b

Mode Select (SMS). These bits select the special operational mode of the DRAM

interface. The special modes are intended for initialization at power up.

000 = Post Reset state – When the (G)MCH exits reset (power-up or otherwise),

the mode select field is cleared to “000”.

During any reset sequence, while power is applied and reset is active, the

(G)MCH de-asserts all CKE signals. After internal reset is de-asserted,

CKE signals remain de-asserted until this field is written to a value

different than “000”. On this event, all CKE signals are asserted.

During suspend, (G)MCH internal signal triggers DRAM controller to flush

pending commands and enter all ranks into Self-Refresh mode. As part of

resume sequence, (G)MCH will be reset – which will clear this bit field to

“000” and maintain CKE signals de-asserted. After internal reset is de-

asserted, CKE signals remain de-asserted until this field is written to a

value different than “000”. On this event, all CKE signals are asserted.

During entry to other low power states (C3, S1), (G)MCH internal signal

triggers DRAM controller to flush pending commands and enter all ranks

into Self-Refresh mode. During exit to normal mode, (G)MCH signal

triggers DRAM controller to exit Self-Refresh and resume normal

operation without S/W involvement.

001 = NOP Command Enable – All processor cycles to DRAM result in a NOP

command on the DRAM interface.

010 = All Banks Pre-charge Enable – All processor cycles to DRAM result in an

“all banks precharge” command on the DRAM interface.

011 = Mode Register Set Enable – All processor cycles to DRAM result in a

“mode register” set command on the DRAM interface. Host address lines

are mapped to DRAM address lines in order to specify the command sent.

Host address lines [12:3] are mapped to MA[9:0], and HA[13] is mapped

to MA[11].

101 = Reserved

110 = CBR Refresh Enable – In this mode all processor cycles to DRAM result in

a CBR cycle on the DRAM interface

111 = Normal operation

3:2

Reserved

1:0

DRAM Type (DT). This field is used to select between supported SDRAM types.

This bit is controlled by the MTYPE strap signal.

00 = Reserved

01 = Dual Data Rate (DDR) SDRAM

10 = Second Revision Dual Data Rate (DDR2) SDRAM

11 = Reserved

910GL bảng dữ liệu(PDF) 105 Page - Intel Corporation

910GL bảng dữ liệu(HTML) 105 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL