| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M95128-DW3G/P bảng dữ liệu(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M95128-DW3G/P bảng dữ liệu(HTML) 6 Page - STMicroelectronics |
|
6 / 44 page ![]() Description M95128, M95128-W, M95128-R 6/44 Doc ID 5798 Rev 13 1 Description The M95128, M95128-W and M95128-R are electrically erasable programmable memory (EEPROM) devices accessed by a high speed SPI-compatible bus. The memory array is organized as 16384 × 8 bits. The device is accessed by a simple serial interface that is SPI-compatible. The bus signals are C, D and Q, as shown in Table 1 and Figure 1. The device is selected when Chip Select (S) is taken low. Communications with the device can be interrupted using Hold (HOLD). Figure 1. Logic diagram Figure 2. SO, UFDFPN and TSSOP connections 1. See Section 10: Package mechanical data for package dimensions, and how to identify pin-1. AI12805 S VCC M95128 HOLD VSS W Q C D D VSS C HOLD Q SVCC W AI12806 M95128 1 2 3 4 8 7 6 5 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |