MB90F482B datasheet(109/124 Pages) FUJITSU

109 / 124 page

MB90480B/485B Series

DS07-13722-11E

109

(16) Chip Select Output Timing

(VCC

= 2.7 V to 3.6 V, VSS = 0.0 V, TA = −40 °C to +85 °C)

* : tCP is internal operating clock cycle time. Refer to “ (1) Clock Timing”.

Note : Due to the configuration of the internal bus, the chip select output signals are changed simultaneously and

therefore may cause the bus conflict conditions. AC cannot be warranted between the ALE output signal

and the chip select output signal.

Parameter

Symbol

Pin name

Conditions

Value

Unit

Min

Max

Chip select output valid time

→

↓

tSVRL

CS0 to CS3,

⎯

tCP*

/ 2 − 7

⎯

Chip select output valid time

→

↓

tSVWL

CS0 to CS3,

WRH, WRL

⎯

tCP*

/ 2 − 7

⎯

↑→ chip select output valid time

tRHSV

RD,

CS0 to CS3

⎯

tCP*

/ 2 − 17

⎯

↑→ chip select output valid time

tWHSV

WRH, WRL,

CS0 to CS3

⎯

tCP*

/ 2 − 17

⎯

tSVRL

tSVWL

tWHSV

tRHSV

0.8 V

2.4 V

0.8 V

A23 to A16

CS0 to CS3

D15 to D00

WRH, WRL

D15 to D00

Read data

Write data

Unde-

fined

MB90F482B bảng dữ liệu(PDF) 109 Page - fujitsu semiconductor

MB90F482B bảng dữ liệu(HTML) 109 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL