AD9963 datasheet(31/60 Pages) AD

31 / 60 page

AD9961/AD9963

Rev. 0 | Page 31 of 60

Address

Bit(s)

Parameter

Function

3:2

TRXCLK_DRV

Controls the drive strength of the TRXCLK pin.

00: 4 mA output drive.

01: 8 mA output drive.

10: 12 mA output drive.

11: not valid.

1:0

TXCLK_DRV

Controls the drive strength of the TXCLK pin.

00: 4 mA output drive.

01: 8 mA output drive.

10: 12 mA output drive.

11: not valid.

Clock Mode

0x66

TXI_DCLK

1: disables internal clock to I DAC.

TXQ_DCLK

1: disables internal clock to Q DAC.

Unused

RXI_DCLK

1: disables internal clock to I ADC.

RXQ_DCLK

1: disables internal clock to Q ADC.

DCS_BP

1: disables duty cycle stabilizer block.

1:0

ADCDIV[1:0]

00: selects divide by 1. Bypasses internal divider block for RXCLK.

01: selects divide by 1. Bypasses internal divider block for RXCLK.

10: selects divide by 2.

11: selects divide by 4.

I DAC Gain Ctrl 0

0x68

7:6

Unused

5:0

IGAIN1[5:0]

Linear in dB adjustment of the full-scale current of IDAC. Provides an

adjustment range of approximately ±6 dB in 0.25 dB steps. See Figure 57

for details.

I DAC Gain Ctrl 1

0x69

7:6

Unused

5:0

IGAIN2[5:0]

Linear adjustment of the full-scale current of I DAC. Provides an

adjustment range of approximately ±2.5% in 0.08% steps. See Figure 55

for details.

I DAC Gain Ctrl 2

0x6A

7:6

Unused

5:0

IRSET[5:0]

Linear adjustment of the full-scale current of I DAC. Provides an

adjustment range of approximately ±20% in 0.625% steps. See Figure 55

for details.

Q DAC Gain Ctrl 0

0x6B

7:6

Unused

5:0

QGAIN1[5:0]

Linear in dB adjustment of the full-scale current of Q DAC. Provides an

adjustment range of approximately ±6 dB in 0.25 dB steps. See Figure 56

for details.

Q DAC Gain Ctrl 1

0x6C

7:6

Unused

5:0

QGAIN2[5:0]

Linear adjustment of the full-scale current of Q DAC. Provides an

adjustment range of approximately ±2.5% in 0.08% steps. See Figure 57

for details.

Q DAC Gain Ctrl 2

0x6D

7:6

Unused

5:0

QRSET[5:0]

Linear adjustment of the full-scale current of Q DAC. Provides an

adjustment range of approximately ±20% in 0.625% steps. See Figure 55

for details.

REFIO Adjust

0x6E

7:6

Unused

5:0

REFIO_ADJ[5:0]

Adjusts the on-chip reference voltage and output at REFIO. The transmit

DAC full-scale currents and the auxiliary DAC full-scale voltages are

proportional to the REFIO voltage. The approximate REFIO output

voltage by code is:

000000: V

REF = 1.0 V.

000001: V

REF = 1.00625 V.

…

011111: V

REF = 1.19375 V.

AD9963 bảng dữ liệu(PDF) 31 Page - Analog Devices

AD9963 bảng dữ liệu(HTML) 31 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL