SPMCK16Z4MPV20 datasheet(280/500 Pages) FREESCALE

280 / 500 page

GENERAL-PURPOSE TIMER

M68HC16 Z SERIES

11-16

USER’S MANUAL

An interrupt request can be made when each of the status flags is set. However, op-

eration of the PAI interrupt depends on operating mode. In event counting mode, an

interrupt is requested when the edge being counted is detected. In gated mode, the

request is made when the PAI input changes from active to inactive state. Interrupt re-

quests are enabled by the PAOVI and PAII bits in the TMSK2 register.

Bits in the pulse accumulator control register (PACTL) control the operation of PACNT.

The PAMOD bit selects event counting or gated operation. In event counting mode,

the PEDGE control bit determines whether a rising or falling edge is detected. In gated

mode, PEDGE specifies the active state of the gate signal. Bits PACLK[1:0] select the

clock source used in gated mode.

PACTL and PACNT are implemented as one 16-bit register, but can be accessed with

byte or word access cycles. Both registers are cleared at reset, but the PAIS and

PCLKS bits show the state of the PAI and PCLK pins.

The PAI pin can also be used for general-purpose input. The logic state of the PAIS

bit in PACTL shows the state of the pin.

11.11 Pulse-Width Modulation Unit

The pulse-width modulation (PWM) unit has two output channels, PWMA and PWMB.

A single clock output from the prescaler multiplexer drives a 16-bit counter that is used

to control both channels. Figure 11-6 is a block diagram of the pulse-width modulation

unit.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

SPMCK16Z4MPV20 bảng dữ liệu(PDF) 280 Page - Freescale Semiconductor, Inc