CDCE925PW datasheet(6/27 Pages) TI

6 / 27 page

CDCE925

CDCEL925

SCAS847F – JULY 2007 – REVISED MARCH 2010

www.ti.com

DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP(1)

MAX

UNIT

OVERALL PARAMETER

All outputs off, fCLK=27 MHz,

All PLLS on

IDD

Supply current (see Figure 3)

fVCO = 135 MHz; fOUT = 27

Per PLL

MHz

CDCE925 VDDOUT = 3.3 V

No load, all outputs on,

IDDOUT

Supply current (see Figure 4 and Figure 5)

fOUT = 27 MHz

CDCEL925 VDDOUT = 1.8 V

Power-down current. Every circuit powered

IDDPD

fIN = 0 MHz,

VDD = 1.9 V

down except SDA/SCL

Supply voltage VDD threshold for power-up

VPUC

0.85

1.45

control circuit

fVCO

VCO frequency range of PLL

230

MHz

fOUT

LVCMOS output frequency

CDCE(L)925 VDDOUT = 1.8 V

230

MHz

LVCMOS PARAMETER

VIK

LVCMOS input voltage

VDD = 1.7 V; Is = –18 mA

–1.2

LVCMOS Input current

VI = 0 V or VDD; VDD = 1.9 V

±5

IIH

LVCMOS Input current for S0/S1/S2

VI = VDD; VDD = 1.9 V

IIL

LVCMOS Input current for S0/S1/S2

VI = 0 V; VDD = 1.9 V

–4

Input capacitance at Xin/Clk

VIClk = 0 V or VDD

Input capacitance at Xout

VIXout = 0 V or VDD

Input capacitance at S0/S1/S2

VIS = 0 V or VDD

CDCE925 - LVCMOS PARAMETER FOR VDDOUT = 3.3 V – MODE

VDDOUT = 3 V, IOH = –0.1 mA

2.9

VOH

LVCMOS high-level output voltage

VDDOUT = 3 V, IOH = –8 mA

2.4

VDDOUT = 3 V, IOH = –12 mA

2.2

VDDOUT = 3 V, IOL = 0.1 mA

0.1

VOL

LVCMOS low-level output voltage

VDDOUT = 3 V, IOL = 8 mA

0.5

VDDOUT = 3 V, IOL = 12 mA

0.8

tPLH, tPHL

Propagation delay

All PLL bypass

3.2

tr/tf

Rise and fall time

VDDOUT = 3.3 V (20%–80%)

0.6

1 PLL switching, Y2-to-Y3

tjit(cc)

Cycle-to-cycle jitter(2) (3)

2 PLL switching, Y2-to-Y5

130

1 PLL switching, Y2-to-Y3

100

tjit(per)

Peak-to-peak period jitter(3)

2 PLL switching, Y2-to-Y5

100

160

fOUT = 50 MHz; Y1-to-Y3

tsk(o)

Output skew (4)

fOUT = 50 MHz; Y2-to-Y5

150

odc

Output duty cycle (5)

fVCO = 100 MHz; Pdiv = 1

45%

55%

CDCE925 – LVCMOS PARAMETER for VDDOUT = 2.5 V – Mode

VDDOUT = 2.3 V, IOH = –0.1 mA

2.2

VOH

LVCMOS high-level output voltage

VDDOUT = 2.3 V, IOH = –6 mA

1.7

VDDOUT = 2.3 V, IOH = –10 mA

1.6

VDDOUT = 2.3 V, IOL = 0.1 mA

0.1

VOL

LVCMOS low-level output voltage

VDDOUT = 2.3 V, IOL = 6 mA

0.5

VDDOUT = 2.3 V, IOL = 10 mA

0.7

tPLH, tPHL

Propagation delay

All PLL bypass

3.6

tr/tf

Rise and fall time

VDDOUT = 2.5 V (20%–80%)

0.8

(1)

All typical values are at respective nominal VDD.

(2)

10000 cycles.

(3)

Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, fVCO = 135 MHz, fOUT = 27 MHz. fOUT = 3.072 MHz or input

frequency = 27 MHz, fVCO = 108 MHz, fOUT = 27 MHz. fOUT = 16.384 MHz, fOUT = 25 MHz, fOUT = 74.25 MHz, fOUT = 48 MHz

(4)

The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider,

data sampled on rising edge (tr).

(5)

odc depends on output rise- and fall time (tr/tf);

Submit Documentation Feedback

Product Folder Link(s): CDCE925 CDCEL925

CDCE925PW bảng dữ liệu(PDF) 6 Page - Texas Instruments

CDCE925PW bảng dữ liệu(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

bảng dữ liệu tải về

Link URL