EP2C50 datasheet(11/34 Pages) ALTERA

11 / 34 page

Chapter 1: Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet

1–11

Functional Description

Altera Corporation

Configuration Handbook (Complete Two-Volume Set)

f For configuration schematics and more information about multi-device FPP

configuration, refer to the appropriate FPGA family chapter in the Configuration

Handbook.

Passive Serial Configuration

APEX 20KC, APEX 20KE, APEX 20K, APEX II, Cyclone series, FLEX 10K, and Stratix

series devices can be configured using enhanced configuration devices in the PS

mode. This mode is similar to the FPP mode, with the exception that only one bit of

data (DATA[0]) is transmitted to the FPGA per DCLK cycle. The remaining

DATA[7..1]

output pins are unused in this mode and drive low.

The configuration schematic for PS configuration of a single FPGA or single serial

chain is identical to the FPP schematic (with the exception that only DATA[0] output

from the enhanced configuration device connects to the FPGA DATA0 input pin;

remaining DATA[7..1] pins are left floating).

f For configuration schematics and more information about multi-device PS

configuration, refer to the appropriate FPGA family chapter in the Configuration

Handbook.

Concurrent Configuration

Enhanced configuration devices support concurrent configuration of multiple FPGAs

(or FPGA chains) in PS mode. Concurrent configuration is when the enhanced

configuration device simultaneously outputs n bits of configuration data on the

DATA[n-1..0]

pins (n = 1, 2, 4, or 8), and each DATA[] line serially configures a

different FPGA (chain). The number of concurrent serial chains is user-defined via the

Quartus II software and can be any number from 1 to 8. For example, three concurrent

chains you can select the 4-bit PS mode, and connect the least significant DATA bits to

the FPGAs or FPGA chains. Leave the most significant DATA bit (DATA[3])

unconnected. Similarly, for 5-, 6-, or 7-bit concurrent chains you can select the 8-bit PS

mode.

Figure 1–3 shows the schematic for configuring multiple FPGAs concurrently in the

PS mode using an enhanced configuration device.

f For specific details about configuration interface connections including pull-up

resistor values, supply voltages, and MSEL pin settings, refer to the appropriate FPGA

family chapter in the Configuration Handbook.

EP2C50 bảng dữ liệu(PDF) 11 Page - Altera Corporation