ATSAM3U datasheet(40/62 Pages) ATMEL

40 / 62 page

6430CS–ATARM–09-Apr-10

SAM3U Series

10.6

Power Management Controller

The Power Management Controller provides all the clock signals to the system. It provides:

• the Processor Clock HCLK

• the Free running processor clock FCLK

• the Cortex SysTick external clock

• the Master Clock MCK, in particular to the Matrix and the memory interfaces

• the USB Device HS Clock UDPCK

• independent peripheral clocks, typically at the frequency of MCK

• three programmable clock outputs: PCK0, PCK1 and PCK2

The Supply Controller selects between the 32 kHz RC oscillator or the crystal oscillator. The

unused oscillator is disabled automatically so that power consumption is optimized.

By default, at startup the chip runs out of the Master Clock using the Fast RC Oscillator running

at 4 MHz.

Figure 10-3.

Power Management Controller Block Diagram

The SysTick calibration value is fixed at 10500, which allows the generation of a time base of

1 ms with SystTick clock to 10.5 MHz (max HCLK/8).

MCK

periph_clk[..]

int

SLCK

MAINCK

PLLACK

Prescaler

/1,/2,/4,...,/64

HCK

Processor

Clock

Controller

Sleep Mode

Master Clock Controller

Peripherals

Clock Controller

ON/OFF

USB Clock Controller

SLCK

MAINCK

PLLACK

Prescaler

/1,/2,/4,...,/64

Programmable Clock Controller

HSCK

pck[..]

PLLBCK

UDPCK

ON/OFF

FCLK

SystTick

Divider

ATSAM3U bảng dữ liệu(PDF) 40 Page - ATMEL Corporation

ATSAM3U bảng dữ liệu(HTML) 40 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL