PC912XDP512F0CALR datasheet(116/1348 Pages) FREESCALE

116 / 1348 page

Chapter 2 Clocks and Reset Generator (S12CRGV6)

MC9S12XDP512 Data Sheet, Rev. 2.21

116

Freescale Semiconductor

Figure 2-26. RESET Pin Tied to VDD (by a pull-up resistor)

Figure 2-27. RESET Pin Held Low Externally

2.6

Interrupts

The interrupts/reset vectors requested by the CRG are listed in Table 2-16. Refer to MCU speciﬁcation for

related vector addresses and priorities.

2.6.1

Real Time Interrupt

The CRG generates a real time interrupt when the selected interrupt time period elapses. RTI interrupts are

locally disabled by setting the RTIE bit to 0. The real time interrupt ﬂag (RTIF) is set to1 when a timeout

occurs, and is cleared to 0 by writing a 1 to the RTIF bit.

The RTI continues to run during pseudo stop mode if the PRE bit is set to 1. This feature can be used for

periodic wakeup from pseudo stop if the RTI interrupt is enabled.

Table 2-16. CRG Interrupt Vectors

Interrupt Source

CCR

Mask

Local Enable

Real time interrupt

I bit

CRGINT (RTIE)

LOCK interrupt

I bit

CRGINT (LOCKIE)

SCM interrupt

I bit

CRGINT (SCMIE)

RESET

Internal POR

128 SYSCLK

64 SYSCLK

Internal RESET

Clock Quality Check

(no Self-Clock Mode)

) (

Clock Quality Check

RESET

Internal POR

Internal RESET

128 SYSCLK

64 SYSCLK

(no Self Clock Mode)

) (

PC912XDP512F0CALR bảng dữ liệu(PDF) 116 Page - Freescale Semiconductor, Inc

PC912XDP512F0CALR bảng dữ liệu(HTML) 116 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL