công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PC912XDP512F0CFVR bảng dữ liệu(PDF) 937 Page - Freescale Semiconductor, Inc

tên linh kiện PC912XDP512F0CFVR
Giải thích chi tiết về linh kiện  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC912XDP512F0CFVR bảng dữ liệu(HTML) 937 Page - Freescale Semiconductor, Inc

Back Button PC912XDP512F0CFVR Datasheet HTML 933Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 934Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 935Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 936Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 937Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 938Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 939Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 940Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 941Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 937 / 1348 page
background image
23.0.5.31 Port M Input Register (PTIM)
Read: Anytime.
Write: Never, writes to this register have no effect.
This register always reads back the buffered state of the associated pins. This can also be used to
detect overload or short circuit conditions on output pins.
23.0.5.32 Port M Data Direction Register (DDRM)
Read: Anytime.
Write: Anytime.
This register configures each port M pin as either input or output.
The CAN forces the I/O state to be an output for each port line associated with an enabled output
(TXCAN). also forces the I/O state to be an input for each port line associated with an enabled
input (RXCAN). In those cases the data direction bits will not change.
The DDRM bits revert to controlling the I/O direction of a pin when the associated peripheral
module is disabled.
76543210
R
PTIM7
PTIM6
PTIM5
PTIM4
PTIM3
PTIM2
PTIM1
PTIM0
W
Reset1
1. These registers are reset to zero. Two bus clock cycles after reset release the register values are updated with the
associated pin values.
————————
= Unimplemented or Reserved
Figure 23-33. Port M Input Register (PTIM)
76543210
R
DDRM7
DDRM6
DDRM5
DDRM4
DDRM3
DDRM2
DDRM1
DDRM0
W
Reset
00000000
Figure 23-34. Port M Data Direction Register (DDRM)
Table 23-33. DDRM Field Descriptions
Field
Description
7–0
DDRM[7:0]
Data Direction Port M
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read
on PTM or PTIM registers, when changing the DDRM register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com