công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PC912XDP512F0CFVR bảng dữ liệu(PDF) 930 Page - Freescale Semiconductor, Inc

tên linh kiện PC912XDP512F0CFVR
Giải thích chi tiết về linh kiện  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC912XDP512F0CFVR bảng dữ liệu(HTML) 930 Page - Freescale Semiconductor, Inc

Back Button PC912XDP512F0CFVR Datasheet HTML 926Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 927Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 928Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 929Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 930Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 931Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 932Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 933Page - Freescale Semiconductor, Inc PC912XDP512F0CFVR Datasheet HTML 934Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 930 / 1348 page
background image
Chapter 23 DQ256 Port Integration Module (S12XDQ256PIMV2)
MC9S12XDP512 Data Sheet, Rev. 2.21
932
Freescale Semiconductor
23.0.5.19 Port T Data Direction Register (DDRT)
Read: Anytime.
Write: Anytime.
This register configures each port T pin as either input or output.
The ECT forces the I/O state to be an output for each timer port associated with an enabled output compare.
In this case the data direction bits will not change.
The DDRT bits revert to controlling the I/O direction of a pin when the associated timer output compare
is disabled.
The timer input capture always monitors the state of the pin.
23.0.5.20 Port T Reduced Drive Register (RDRT)
Read: Anytime.
Write: Anytime.
Table 23-22. PTIT Field Descriptions
Field
Description
7–0
PTIT[7:0]
Port T Input — This register always reads back the buffered state of the associated pins. This can also be used
to detect overload or short circuit conditions on output pins.
76543210
R
DDRT7
DDRT6
DDRT5
DDRT4
DDRT3
DDRT2
DDRT1
DDRT0
W
Reset
00000000
Figure 23-21. Port T Data Direction Register (DDRT)
Table 23-23. DDRT Field Descriptions
Field
Description
7–0
DDRT[7:0]
Data Direction Port T
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read
on PTT or PTIT registers, when changing the DDRT register.
76543210
R
RDRT7
RDRT6
RDRT5
RDRT4
RDRT3
RDRT2
RDRT1
RDRT0
W
Reset
00000000
Figure 23-22. Port T Reduced Drive Register (RDRT)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com