PC912XDP512F0CFVR datasheet(856/1348 Pages) FREESCALE

856 / 1348 page

Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

858

Freescale Semiconductor

22.3.2.41 Port P Reduced Drive Register (RDRP)

Read: Anytime.

Write: Anytime.

This register configures the drive strength of each port P output pin as either full or reduced. If the port is

used as input this bit is ignored.

22.3.2.42 Port P Pull Device Enable Register (PERP)

Read: Anytime.

Write: Anytime.

This register configures whether a pull-up or a pull-down device is activated, if the port is used as input.

This bit has no effect if the port is used as output. Out of reset no pull device is enabled.

76543210

RDRP7

RDRP6

RDRP5

RDRP4

RDRP3

RDRP2

RDRP1

RDRP0

Reset

00000000

Figure 22-43. Port P Reduced Drive Register (RDRP)

Table 22-40. RDRP Field Descriptions

Field

Description

7–0

RDRP[7:0]

Reduced Drive Port P

0 Full drive strength at output.

1 Associated pin drives at about 1/6 of the full drive strength.

76543210

PERP7

PERP6

PERP5

PERP4

PERP3

PERP2

PERP1

PERP0

Reset

00000000

Figure 22-44. Port P Pull Device Enable Register (PERP)

Table 22-41. PERP Field Descriptions

Field

Description

7–0

PERP[7:0]

Pull Device Enable Port P

0 Pull-up or pull-down device is disabled.

1 Either a pull-up or pull-down device is enabled.

PC912XDP512F0CFVR bảng dữ liệu(PDF) 856 Page - Freescale Semiconductor, Inc

PC912XDP512F0CFVR bảng dữ liệu(HTML) 856 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL