| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PC912XDP512F0CFVR bảng dữ liệu(PDF) 798 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PC912XDP512F0CFVR bảng dữ liệu(HTML) 798 Page - Freescale Semiconductor, Inc |
|
798 / 1348 page ![]() Chapter 21 External Bus Interface (S12XEBIV2) MC9S12XDP512 Data Sheet, Rev. 2.21 800 Freescale Semiconductor 21.4.5.2 Emulation Modes and Special Test Mode In emulation modes and special test mode, the external signals LSTRB, R/W, and ADDR0 indicate the access type (read/write), data size and alignment of an external bus access. Misaligned accesses to the internal RAM and misaligned XGATE PRR accesses in emulation modes are the only type of access that are able to produce LSTRB = ADDR0 = 1. This is summarized in Table 21-18. Table 21-17. Access in Normal Expanded Mode Access RE WE UDS LDS DATA[15:8] DATA[7:0] I/O data(addr) I/O data(addr) Word write of data on DATA[15:0] at an even and even+1 address 1 0 0 0 Out data(even) Out data(odd) Byte write of data on DATA[7:0] at an odd address 1 0 1 0 In x Out data(odd) Byte write of data on DATA[15:8] at an even address 1 0 0 1 Out data(even) In x Word read of data on DATA[15:0] at an even and even+1 address 0 1 0 0 In data(even) In data(odd) Byte read of data on DATA[7:0] at an odd address 0 1 1 0 In x In data(odd) Byte read of data on DATA[15:8] at an even address 0 1 0 1 In data(even) In x Indicates No Access 1 1 1 1 In x In x Unimplemented 1 1 1 0 In x In x 11 0 1 In x In x Table 21-18. Access in Emulation Modes and Special Test Mode Access R/W LSTRB ADDR0 DATA[15:8] DATA[7:0] I/O data(addr) I/O data(addr) Word write of data on DATA[15:0] at an even and even+1 address 0 0 0 Out data(even) Out data(odd) Byte write of data on DATA[7:0] at an odd address 0 0 1 In x Out data(odd) Byte write of data on DATA[15:8] at an even address 0 1 0 Out data(odd) In x Word write at an odd and odd+1 internal RAM address (misaligned — only in emulation modes) 0 1 1 Out data(odd+1) Out data(odd) Word read of data on DATA[15:0] at an even and even+1 address 1 0 0 In data(even) In data(even+1) Byte read of data on DATA[7:0] at an odd address 1 0 1 In x In data(odd) Byte read of data on DATA[15:8] at an even address 1 1 0 In data(even) In x Word read at an odd and odd+1 internal RAM address (misaligned - only in emulation modes) 1 1 1 In data(odd+1) In data(odd) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |