PC912XDP512F0CFVR datasheet(542/1348 Pages) FREESCALE

542 / 1348 page

Chapter 13 Periodic Interrupt Timer (S12PIT24B4CV1)

MC9S12XDP512 Data Sheet, Rev. 2.21

542

Freescale Semiconductor

PIT operation in wait mode is controlled by the PITSWAI bit located in the PITCFLMT register.

In wait mode, if the bus clock is globally enabled and if the PITSWAI bit is clear, the PIT operates

like in run mode. In wait mode, if the PITSWAI bit is set, the PIT module is stalled.

•

Stop mode

In full stop mode or pseudo stop mode, the PIT module is stalled.

•

Freeze mode

PIT operation in freeze mode is controlled by the PITFRZ bit located in the PITCFLMT register.

In freeze mode, if the PITFRZ bit is clear, the PIT operates like in run mode. In freeze mode, if the

PITFRZ bit is set, the PIT module is stalled.

13.1.4

Block Diagram

Figure 13-1 shows a block diagram of the PIT.

Figure 13-1. PIT Block Diagram

13.2

External Signal Description

The PIT module has no external pins.

Time-Out 0

Time-Out 1

Time-Out 2

Time-Out 3

16-Bit Timer 1

16-Bit Timer 3

16-Bit Timer 0

16-Bit Timer 2

Bus Clock

Micro Time

Base 0

Micro

Time

Base 1

Interrupt 0

Trigger 0

Interface

Interrupt 1

Trigger 1

Interface

Interrupt 2

Trigger 2

Interface

Interrupt 3

Trigger 3

Interface

8-Bit

Micro Timer 0

8-Bit

Micro Timer 1

PC912XDP512F0CFVR bảng dữ liệu(PDF) 542 Page - Freescale Semiconductor, Inc

PC912XDP512F0CFVR bảng dữ liệu(HTML) 542 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL