DSP56F805 datasheet(13/56 Pages) FREESCALE

13 / 56 page

Interrupt and Program Control Signals

56F805 Technical Data, Rev. 16

Freescale Semiconductor

2.5 Interrupt and Program Control Signals

Table 2-9 Interrupt and Program Control Signals

No. of

Pins

Signal

Name

Signal

Type

State

During

Reset

Signal Description

IRQA

Input

(Schmitt)

Input

External Interrupt Request A—The IRQA input is a synchronized

external interrupt request indicating an external device is requesting

service. It can be programmed to be level-sensitive or

negative-edge-triggered.

IRQB

Input

(Schmitt)

Input

External Interrupt Request B—The IRQB input is an external

interrupt request indicating an external device is requesting service.

It can be programmed to be level-sensitive or

negative-edge-triggered.

RESET

Input

(Schmitt)

Input

Reset—This input is a direct hardware reset on the processor.

When RESET is asserted low, the device is initialized and placed in

the Reset state. A Schmitt trigger input is used for noise immunity.

When the RESET pin is deasserted, the initial chip operating mode

is latched from the EXTBOOT pin. The internal reset signal will be

deasserted synchronous with the internal clocks, after a fixed

number of internal clocks.

To ensure complete hardware reset, RESET and TRST should be

asserted together. The only exception occurs in a debugging

environment when a hardware device reset is required and it is

necessary not to reset the OnCE/JTAG module. In this case, assert

RESET, but do not assert TRST.

RSTO

Output

Reset Output—This output reflects the internal reset state of the

chip.

EXTBOOT

Input

(Schmitt)

Input

External Boot—This input is tied to VDD to force device to boot

from off-chip memory. Otherwise, it is tied to VSS.

DSP56F805 bảng dữ liệu(PDF) 13 Page - Freescale Semiconductor, Inc

DSP56F805 bảng dữ liệu(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

bảng dữ liệu tải về

Link URL